



2048K x 32 Static RAM CMOS, High Speed Module

FEATURES

- 2048K x 32 bit CMOS Static
- Random Access Memory
 - Access Times: 20, 25, and 35ns
 - Individual Byte Selects
 - Fully Static, No Clocks
 - TTL Compatible I/O
- High Density Package
 - 72 lead SIMM, No. 356 (Straight)
 - Common Data Inputs and Outputs
- Single +5V (±10%) Supply Operation

DESCRIPTION

The EDI8G322048C is a high speed 64 megabit Static RAM module organized as 2048K words by 32 bits. This module is constructed from sixteen 1024K x 4 Static RAMs in SOJ packages on an epoxy laminate (FR4) board.

Four chip enables (E0-E3) and the highest order address line are used to independently enable the four bytes as well as the low or high block of addressable memory space. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.

The EDI8G322048C is offered in a 72 lead SIMM package, which enables 64 megabits of memory to be placed in less than 1.3 square inches of board space.

All inputs and outputs are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refreshing for operation and provides equal access and cycle times for ease of use.

Pins PD1- PD4, are used to identify module memory density in applications where alternate modules can be interchanged.

PIN CONFIGURATION

NC	□ 1	E4	□ 37
NC	□ 2	E3	□ 38
PD3	□ 3	A17	□ 39
PD4	□ 4	A16	□ 40
VSS	□ 5	G	□ 41
PD1	□ 6	VSS	□ 42
PD2	□ 7	DQ24	□ 43
DQ0	□ 8	DQ16	□ 44
DQ8	□ 9	DQ25	□ 45
DQ1	□ 10	DQ17	□ 46
DQ9	□ 11	DQ26	□ 47
DQ2	□ 12	DQ18	□ 48
DQ10	□ 13	DQ27	□ 49
DQ3	□ 14	DQ19	□ 50
DQ11	□ 15	A3	□ 51
VCC	□ 16	A10	□ 52
A0	□ 17	A4	□ 53
A7	□ 18	A11	□ 54
A1	□ 19	A5	□ 55
A8	□ 20	A12	□ 56
A2	□ 21	VCC	□ 57
A9	□ 22	A13	□ 58
DQ12	□ 23	A6	□ 59
DQ4	□ 24	DQ20	□ 60
DQ13	□ 25	DQ28	□ 61
DQ5	□ 26	DQ21	□ 62
DQ14	□ 27	DQ29	□ 63
DQ6	□ 28	DQ22	□ 64
DQ15	□ 29	DQ30	□ 65
DQ7	□ 30	DQ23	□ 66
VSS	□ 31	DQ31	□ 67
W	□ 32	VSS	□ 68
A15	□ 33	A18	□ 69
A14	□ 34	A19	□ 70
E2	□ 35	A20	□ 71
E1	□ 36	NC	□ 72


8G322048C Pin Config.

PIN NAMES

A0-A20	Address Inputs
E0-E3	Chip Enables
W	Write Enable
G	Output Enable
DQ0-DQ31	Common Data
	Input/Output
VCC	Power (+5V±10%)
VSS	Ground
NC	No Connection



BLOCK DIAGRAM



8G322048C



ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VSS	-0.5V to 7.0V
Operating Temperature TA (Ambient) Commercial	0°C to +70°C
Storage Temperature, Plastic	-55°C to +125°C
Power Dissipation	7.0 Watts
Output Current	20 mA

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Sym	Min	Typ	Max	Units
Supply Voltage	VCC	4.5	5.0	5.5	V
Supply Voltage	VSS	0	0	0	V
Input High Voltage	VIH	2.2	--	6.0	V
Input Low Voltage	VIL	-0.3	--	0.8	V

AC TEST CONDITIONS

Input Pulse Levels	VSS to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load	1TTL, CL = 30pF

(note: For TEHQZ, TGHQZ and TWLQZ, CL = 5pF)

DC ELECTRICAL CHARACTERISTICS

Parameter	Sym	Conditions	Min	Typ	Max	Units
Operating Power Supply Current	ICC1	W, E = VIL, I/O = 0mA, Min Cycle			1750	mA
Standby (TTL) Power Supply Current	ICC2	E ≥ VIH, VIN ≤ VIL or VIN ≥ VIH			800	mA
Full Standby Power Supply Current CMOS	ICC3	E ≥ VCC-0.2V VIN ≥ VCC-0.2V or VIN ≤ 0.2V			160	mA
Input Leakage Current	ILI	VIN = 0V to VCC	--	--	±80	µA
Output Leakage Current	ILO	V I/O = 0V to VCC	--	--	±20	µA
Output High Voltage	VOH	IOH = -4.0mA	2.4	--	--	V
Output Low Voltage	VOL	IOL = 8.0mA	--	--	0.4	V

*Typical: TA = 25°C, VCC = 5.0V

TRUTH TABLE

$\bar{E}0$	$\bar{E}1$	$\bar{E}2$	$\bar{E}3$	\bar{W}	\bar{G}	Operational Comments
H	H	H	H	H	H	Disabled
L	L	L	L	H	L	Read Double Word
L	L	L	L	L	H	Write Double Word
*	*	*	*	L	H	Write One or More Bytes in Double Word
*	*	*	*	H	L	Read One or More Bytes in Double Word

*Each enable controls one byte (x8) within the x32 (doubleword) and one or more byte enables may be driven valid during this operation.

CAPACITANCE

(f=1.0MHz, VIN=VCC or VSS)

Parameter	Sym	Max	Unit
Address Lines	CI	120	pF
Data Lines	CD/Q	20	pF
Chip Enable Line	CC	120	pF
Write Line	CN	120	pF

These parameters are sampled, not 100% tested.




AC CHARACTERISTICS READ CYCLE

Parameter	Symbol		20ns		25ns		35ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	
Read Cycle Time	TAVAV	TRC	20		25		35		ns
Address Access Time	TAVQV	TAA		20		25		35	ns
Chip Enable Access	TELQV	TACS		20		25		35	ns
Chip Enable to Output in Low Z (1)	TELQX	TCLZ	3		3		3		ns
Chip Disable to Output in High Z (1)	TEHQZ	TCHZ		15		17		20	ns
Output Hold from Address Change	TAVQX	TOH	3		3		3		ns
Output Enable to Output Valid	TGLQV	TOE		15		17		20	ns
Output Enable to Output in Low Z (1)	TGLQX	TOLZ	0		0		0		ns
Output Disable to Output in High Z(1)	TGHQZ	TOHZ		15		17		20	ns


Note 1: Parameter guaranteed, but not tested.

READ CYCLE 1 - \bar{W} HIGH, \bar{G} , \bar{E} LOW



8G322048C Rd Cyc1

READ CYCLE 2 - \bar{W} HIGH




8G322048C Rd Cyc2




AC CHARACTERISTICS WRITE CYCLE

Parameter	Symbol		20ns		25ns		35ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	
Write Cycle Time	TAVAV	TWC	20		25		35		ns
Chip Enable to End of Write	TELWH	TCW	15		20		25		ns
	TWLEH	TCW	15		20		25		ns
Address Setup Time	TAVWL	TAS	0		0		0		ns
	TAVEL	TAS	0		0		0		ns
Address Valid to End of Write	TAVWH	TAW	15		20		25		ns
	TAVEH	TAW	15		20		25		ns
Write Pulse Width	TWLWH	TWP	15		20		25		ns
	TELEH	TWP	15		20		25		ns
Write Recovery Time	TWHAX	TWR	0		0		0		ns
	TEHAX	TWR	0		0		0		ns
Data Hold Time	TWHDX	TDH	3		0		0		ns
	TEHDX	TDH	3		0		0		ns
Write to Output in High Z (1)	TWLQZ	TWHZ	0	8	0	12	0	15	ns
Data to Write Time	TDVWH	TDW	12		15		20		ns
	TDVEH	TDW	12		15		20		ns
Output Active from End of Write (1)	TWHQX	TWLZ	3		3		3		ns

Note 1: Parameter guaranteed, but not tested.






ORDERING INFORMATION

Part Number	Speed (ns)	Package No.
EDI8G322048C20MMC	20	407
EDI8G322048C25MMC	25	407
EDI8G322048C35MMC	35	407

PACKAGE DESCRIPTIONS

PACKAGE NO. 407: 72 LEAD SIMM



8G322048C Pkg.

ALL DIMENSIONS ARE IN INCHES