WHITE ELECTRONIC DESIGNS

1Mb x 8 Static RAM CMOS Module

FEATURES

- 1M x 8 bit CMOS Static RAM
  - Access Times 20 thru 35ns
  - TTL Compatible Inputs and Outputs
  - Fully Static, No Clocks
- High Density Packaging
  - JEDEC Approved, Revolutionary Pinout
  - 36 Pin DIP, No. 179
- Single +5V (±10%) Supply Operation

DESCRIPTION

The EDI8F81026C is an 8Mb CMOS Static RAM based on two 512Kx8 Static RAMs mounted on a multi-layered epoxy laminate (FR4) substrate.

The EDI8F81026C is packaged in a 36 pin DIP and features the JEDEC approved, revolutionary pinout.

All inputs and outputs are TTL compatible and operate from a single 5V supply.

Fully asynchronous, the EDI8F81026C requires no clocks or refreshing for operation.

PIN CONFIGURATIONS AND BLOCK DIAGRAM



PIN NAMES

AØ-A19	Address Inputs
$\overline{E}$	Chip Enable
$\overline{W}$	Write Enable
$\overline{G}$	Output Enable
DQØ-DQ7	Common Data Input/Output
VCC	Power (+5V±10%)
VSS	Ground
NC	No Connection



BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VSS	-0.5V to 7.0V
Operating Temperature TA (Ambient)	
Commercial	0°C to +70°C
Industrial	-40°C to +85°C
Storage Temperature	-55°C to +125°C
Power Dissipation	2.0 Watt
Output Current	20 mA

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Sym	Min	Typ	Max	Units
Supply Voltage	VCC	4.5	5.0	5.5	V
Supply Voltage	VSS	0	0	0	V
Input High Voltage	VIH	2.2	--	6.0	V
Input Low Voltage	VIL	-0.3	--	0.8	V

AC TEST CONDITIONS

Input Pulse Levels	VSS to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load	1TTL =30pF

(note: For TEHQZ,TGHQZ and TWLQZ, CL = 5pF)

DC ELECTRICAL CHARACTERISTICS

Parameter	Sym	Conditions	Min	Typ*	Max	Units
Operating Power Supply Current	ICC1	$\overline{W}$, $\overline{E}$ = VIL, II/O = 0mA, Min Cycle	--	230	300	mA
Standby (TTL) Power Supply Current	ICC2	$\overline{E} \geq$ VIH, VIN $\leq$ VIL VIN $\geq$ VIH	--	35	50	mA
Full Standby Power Supply Current (CMOS)	ICC3	$\overline{E} \geq$ VCC-0.2V VIN $\geq$ VCC-0.2V or VIN $\leq$ 0.2V	--	20	30	mA
Input Leakage Current	ILI	VIN = 0V to VCC	--	--	±10	µA
Output Leakage Current	ILO	V I/O = 0V to VCC	--	--	±10	µA
Output High Voltage	VOH	IOH = -4.0mA	2.4	--	--	V
Output Low Voltage	VOL	IOL = 8.0mA	--	--	0.4	V

Typical: TA = 25°C, VCC = 5.0V

TRUTH TABLE

$\overline{G}$	$\overline{E}$	$\overline{W}$	Mode	Output	Power
X	H	X	Standby	High Z	ICC2, ICC3
H	L	H	Output Deselect	High Z	ICC1
L	L	H	Read	DOUT	ICC1
X	L	L	Write	DIN	ICC1

CAPACITANCE

(f=1.0MHz, VIN=VCC or VSS)

Parameter	Sym	Max	Unit
Address Lines	CI	30	pF
Data Lines	CD/Q	43	pF
Chip Enable Line	CC	10	pF
Write and Output Enable Lines	CW	32	pF

These parameters are sampled, not 100% tested.

AC CHARACTERISTICS READ CYCLE

	Symbol		20ns		25ns		35ns		
Parameter	**JEDEC**	**Alt.**	**Min**	**Max**	**Min**	**Max**	**Min**	**Max**	**Units**
Read Cycle Time	TAVAV	TRC	20		25		35		ns
Address Access Time	TAVQV	TAA		20		25		35	ns
Chip Enable Access Time	TELQV	TACS		20		25		35	ns
Chip Enable to Output in Low Z (1)	TELQX	TCLZ	3		3		3		ns
Chip Disable to Output in High Z (1)	TEHQZ	TCHZ		10		12		15	ns
Output Hold from Address Change	TAVQX	TOH	3		3		3		ns
Output Enable to Output Valid	TGLQV	TOE		8		10		12	ns
Output Enable to Output in Low Z (1)	TGLQX	TLOZ	0		0		0		ns
Output Disable to Output in High Z(1)	TGHQZ	TOHZ		8		10		12	ns

Note: 1. Parameter guaranteed, but not tested

READ CYCLE 1 - $\overline{W}$ HIGH, $\overline{G}$, $\overline{E}$ LOW



READ CYCLE 2 - $\overline{W}$ HIGH



AC CHARACTERISTICS WRITE CYCLE

Parameter	Symbol JEDEC	Symbol Alt.	20ns Min	20ns Max	25ns Min	25ns Max	35ns Min	35ns Max	Units
Write Cycle Time	TAVAV	TWC	20		25		35		ns
Chip Enable to End of Write	TELWH	TCW	15		20		30		ns
	TELEH	TCW	15		20		30		ns
Address Setup Time	TAVWL	TAS	0		0		0		ns
	TAVEL	TAS	0		0		0		ns
Address Valid to End of Write	TAVWH	TAW	15		15		20		ns
	TAVEH	TAW	15		15		20		ns
Write Pulse Width	TWLWH	TWP	15		20		25		ns
	TWLEH	TWP	15		20		25		ns
Write Recovery Time	TWHAX	TWR	0		0		0		ns
	TEHAX	TWR	0		0		0		ns
Data Hold Time	TWHDX	TDH	0		0		0		ns
	TEHDX	TDH	0		0		0		ns
Write to Output in High Z (1)	TWLQZ	TWHZ	0	8	0	12	0	15	ns
Data to Write Time	TDVWH	TDW	12		15		20		ns
	TDVEH	TDW	12		15		20		ns
Output Active from End of Write (1)	TWHQX	TWLZ	3		3		3		ns

Note 1: Parameter guaranteed, but not tested.

WRITE CYCLE 1 - $\overline{W}$ CONTROLLED



WRITE CYCLE 2 - $\overline{E}$ CONTROLLED



ORDERING INFORMATION

Standard Power	Speed (ns)	Package No.
EDI8F81026C20M6C	20	179
EDI8F81026C25M6C	25	179
EDI8F81026C35M6C	35	179

Note:
To order an Industrial grade product substitute the letter C in the Suffix with the letter I, eg. EDI8F81026C25M6C becomes EDI8F81026C25M6I.

PACKAGE DESCRIPTION

PACKAGE NO. 179: 36 PIN DUAL-IN-LINE PACKAGE



ALL DIMENSIONS ARE IN INCHES