

8 Pin DIP 5 Tap Fast-TTL Logic Compatible Active Delay Lines


TAP DELAYS ±5% or ±2 nS	TOTAL DELAYS ±5% or ±2 nS	PART NUMBER	TAP DELAYS ±5% or ±2 nS	TOTAL DELAYS ±5% or ±2 nS	PART NUMBER
*1, 2, 3 (±0.5)	4±1.0	EPA770-4	30, 60, 90, 120	150	EPA770-150
*2, 4, 6 (±1.0)	8	EPA770-8	35, 70, 105, 140	175	EPA770-175
*3, 6, 9 (±1.0)	12	EPA770-12	40, 80, 120, 160	200	EPA770-200
4, 8, 12, 16 (±1.5)	20	EPA770-20	45, 90, 135, 180	225	EPA770-225
5, 10, 15, 20	25	EPA770-25	50, 100, 150, 200	250	EPA770-250
10, 20, 30, 40	50	EPA770-50	60, 120, 180, 240	300	EPA770-300
12, 24, 36, 48	60	EPA770-60	70, 140, 210, 280	350	EPA770-350
15, 30, 45, 60	75	EPA770-75	80, 160, 240, 320	400	EPA770-400
20, 40, 60, 80	100	EPA770-100	90, 180, 270, 360	450	EPA770-450
25, 50, 75, 100	125	EPA770-125	100, 200, 300, 400	500	EPA770-500

Delay times referenced from input to leading edges at 25°C, 5.0V, with no load.

*Delay times referenced from 1st tap. 1st tap is the inherent delay (3.5ns ±1nS)

DC Electrical Characteristics					
Parameter	Test Conditions	Min	Max	Unit	
V _{OH}	High-Level Output Voltage	V _{CC} = min. V _{IL} = max. I _{OH} = max	2.7		V
V _{OL}	Low-Level Output Voltage	V _{CC} = min. V _{IH} = min. I _{OL} = max	0.5		V
V _{IK}	Input Clamp Voltage	V _{CC} = min. I _I = I _{IK}	-1.2		V
I _{IH}	High-Level Input Current	V _{CC} = max. V _{IN} = 2.7V	50		µA
I _{IL}	Low-Level Input Current	V _{CC} = max. V _{IN} = 5.25V	1.0		mA
I _{OS}	Short Circuit Output Current	V _{CC} = max. V _{IN} = 0.5V	-0.6		mA
I _{CCH}	High-Level Supply Current	V _{CC} = max. V _{IN} = OPEN	15		mA
I _{CCL}	Low-Level Supply Current	V _{CC} = max. V _{IN} = 0	50		mA
T _{RO}	Output Rise Time	Td ≤ 500 nS (0.75 to 2.4 Volts)	3		nS
		Td > 500 nS	3		nS
N _H	Fanout High-Level Output	V _{CC} = max. V _{OH} = 2.7V	20		TTL LOAD
N _L	Fanout Low-Level Output	V _{CC} = max. V _{OL} = 0.5V	10		TTL LOAD

Schematic




Recommended Operating Conditions		Min	Max	Unit	
V _{CC}	Supply Voltage	4.75	5.25		V
V _{IH}	High-Level Input Voltage	2.0			V
V _{IL}	Low-Level Input Voltage		0.8		V
I _{IK}	Input Clamp Current		-18		mA
I _{OH}	High-Level Output Current		-1.0		mA
I _{OL}	Low-Level Output Current		20		mA
PW*	Pulse Width of Total Delay	40			%
d*	Duty Cycle		40		%
T _A	Operating Free-Air Temperature	0	+70		°C

*These two values are inter-dependent.

Input Pulse Test Conditions @ 25° C			Unit
E _{IN}	Pulse Input Voltage	3.2	Volts
PW	Pulse Width % of Total Delay	110	%
T _{RI}	Pulse Rise Time (0.75 - 2.4 Volts)	2.0	nS
PRR	Pulse Repetition Rate @ Td ≤ 200 nS	1.0	MHz
	Pulse Repetition Rate @ Td > 200 nS	100	KHz
V _{CC}	Supply Voltage	5.0	Volts

Package Dimensions



16799 SCHOENBORN ST.
NORTH HILLS, CA 91343
TEL: (818) 892-0761
FAX: (818) 894-5791