

FEATURES

ARM720T processor

- ARM7TDMI CPU
- 8 Kbytes of four-way set-associative cache
- MMU with 64-entry TLB (translation look-aside buffer)
- Write Buffer
- Thumb code support enabled

Dynamically programmable clock speeds of 18, 36, 49, and 74 MHz at 2.5 V

■ MaverickKey TDs

- 32-bit unique SDMI ID
- 128-bit random ID

Ultra low power

- Designed for applications that require long battery life while using standard AA/AAA batteries or rechargeable cells
- Typical power numbers
 - 90 mW at 74 MHz in the Operating State
 - 30 mW at 18 MHz in the Operating State
 - 10 mW in the Idle State (clock to the CPU stopped, everything else running)
 - <1 mW in the Standby State (real-time clock "on," everything else stopped)


High-Performance, Low-Power System on Chip with SDRAM and MaverickKey[™] Unique IDs

OVERVIEW

The EP7311 is a highly-integrated ultra-low-power system on a chip that is ideal for applications such as portable hand-held devices, industrial controls and general purpose controls. The core-logic functionality of the device is built around an ARM720T processor with 8 Kbytes of four-way set-associative unified cache and a write buffer. Incorporated into the ARM720T is an enhanced memory management unit (MMU) which allows for support of sophisticated operating systems like Microsoft® Windows CE.

The EP7311 also includes a 32-bit real-time clock and comparator. (Continued on Page 3)

Functional Block Diagram



CIRRUS LOGIC, INC.

P.O. Box 17847, Austin, Texas 78760 (512) 445 7222 FAX: (512) 445 7581 http://www.cirrus.com Copyright © Cirrus Logic, Inc. 2000 (All Rights Reserved)

DS562PB1 NOV '01



Features (cont.)

SDRAM controller

- Supports two memory banks of up 256 Mbytes in size each.
- SDRAM memory interface is programmable from 4 to 32 bits wide.

LCD controller

- Interfaces directly to a single-scan panel monochrome or color STN LCD
- Panel width size is programmable from 32 to 1024 pixels in 16-pixel increments
- Video frame buffer size programmable up to 128 kbytes
- Bits per pixel of 1, 2, or 4 bits

Memory controller

- Decodes up to 6 separate memory segments of up to 256 Mbytes each
- Each segment can be configured as 8, 16, or 32 bits wide and supports page-mode access
- Programmable access time for conventional ROM / SRAM / FLASH memory
- Supports Removable FLASH card interface
- Enables connection to removable FLASH card for addition of expansion FLASH memory modules
- 48 kbytes (0x9600) of on-chip SRAM for fast program execution and / or as a frame buffer
- Synchronous serial interface
 - ADC (SSI) Interface: Master mode only; SPI[®] and Microwire1[®]-compatible (128 kbits/s operation)
- On-chip ROM; for manufacturing support

27-bits of general-purpose I/O

- Three 8-bit and one 3-bit GPIO port
- Supports scanning keyboard matrix

Two UARTs (16550 type)

- Supports bit rates up to 115.2 kbits/s
- Contains two 16-byte FIFOs for TX and RX
- UART1 supports modem control signals

SIR (up to 115.2 kbits/s infrared encoder / decoder

 IrDA (Infrared Data Association) SIR protocol encoder / decoder

DC-to-DC converter interface (PWM)

- Provides two 96 kHz clock outputs with programmable duty ratio (from 1-in-16 to 15-in-16) that can be used to drive a DC to DC converter
- Two timer counters
- Available in 208-pin LQFP or 256-ball PBGA packages
- Evaluation kit available with BOM, schematics, sample code, and design database
- Dedicated LED flasher pin from the RTC
- Full JTAG boundary scan and Embedded ICE[®] support
- Commercial and industrial operating temperature range versions
- The EP7311 s optimized for low power dissipation and is fabricated on a fully static 0.25 micron CMOS process.

Contacting Cirrus Logic Support

For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at: http://www.cirrus.com/corporate/contacts/sales.cfm

Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Advance product information describes products which are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, including use of this information as the basis for manufacture or sale of any items, nor for infringements of patents or other rights of third parties. This document is the property of Cirrus Logic, Inc. and by furnishing this information, Cirrus Logic, Inc. grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights of Cirrus Logic, Inc., copyright owner of the information contained herein, gives consent for copies to be made of the information only for use within your organization with respect to Cirrus Logic integrated circuits or other parts of Cirrus Logic, Inc. The same consent is given for similar information contained on any Cirrus Logic web site or disk. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. The names of products of Cirrus Logic, Inc. or other vendors and suppliers appearing in this document may be trademarks or service marks of their respective own

DS562PB1 2

High Performance, Low-Power System on Chip with SDRAM and MaverickKey IDs



OVERVIEW (cont.)

Power Management

The EP7311 is designed for ultra-low-power operation. Its core operates at only 2.5 V, while its I/O has an operation range of 2.5 V–3.3 V. The device has three basic power states:

Operating — This state is the full performance state. All the clocks and peripheral logic are enabled.

Idle — This state is the same as the Operating State, except the CPU clock is halted while waiting for an event such as a key press.

Standby — This state is equivalent to the computer being switched off (no display), and the main oscillator shut down. An event such as a key press can wake-up the processor.

MaverickKeyTM Unique ID

MaverickKey unique hardware programmed IDs are a solution to the growing concern over secure web content and commerce. With Internet security playing an important role in the delivery of digital media such as books or music, traditional software methods are quickly becoming unreliable. The MaverickKey unique IDs provide OEMs with a method of utilizing specific hardware IDs such as those assigned for SDMI (Secure Digital Music Initiative) or any other authentication mechanism.

Both a specific 32-bit ID as well as a 128-bit random ID is programmed into the EP7311 through the use of laser probing technology. These IDs can then be used to match secure copyrighted content with the ID of the target device the EP7311 is powering, and then deliver the copyrighted information over a secure connection. In addition, secure transactions can benefit by also matching device IDs to server IDs. MaverickKey IDs provide a level of hardware security required for today's Internet appliances.

Memory Interfaces

There are two main external memory interfaces. The first one is the ROM / SRAM / FLASH-style interface that has programmable wait-state timings and includes burst-mode capability, with eight chip selects decoding six 256 Mbyte sections of addressable space. For maximum flexibility, each bank can be specified to be 8-, 16-, or 32-bits wide. This allows the use of 8-bit-wide boot ROM options to

minimize overall system cost. The on-chip boot ROM can be used in product manufacturing to serially download system code into system FLASH memory. To further minimize system memory requirements and cost, the ARM Thumb' instruction set is supported, providing for the use of high-speed 32-bit operations in 16-bit op-codes and yielding industry-leading code density.

The second is the programmable 4- or 32-bit-wide SDRAM interface that allows direct connection of up to two banks of SDRAM, each bank containing up to 256 Mbits. To assure the lowest possible power consumption, the EP7311 supports self-refresh DRAMs, which are placed in a low-power state by the device when it enters the low-power Standby State.

A DMA address generator is also provided that fetches video display data for the LCD controller from main SDRAM memory. The display frame buffer start address is programmable. In addition, the built-in LCD controller can utilize external or internal SRAM for memory, thus eliminating the need for SDRAMs.

Serial Interfaces

The EP7311 includes two 16550-type UARTs for RS-232 serial communications, both of which have two 16-byte FIFOs for receiving and transmitting data. The UARTs support bit rates up to 115.2 KBytes/s. An IrDA SIR protocol encoder / decoder can be optionally switched into the RX/TX signals to / from one of the UARTs to enable these signals to drive an infrared communication interface directly.

Packaging

The EP7311 is available in a 208-pin LQFP package and a 256-ball PBGA package.


System Design

As shown in system block diagram, simply adding desired memory and peripherals to the highly integrated EP7311 completes a low-power system solution. All necessary interface logic is integrated on-chip

3 DS562PB1



OVERVIEW (cont.)



NOTE: A system can only use one of the following peripheral interfaces at any given time: SSI2, CODEC, or MCP.

An EP7311 Based System Total Solution

4 DS562PB1



• Notes •

