

E0C88348

8-bit Single Chip Microcomputer



- Original Architecture Core CPU
- Dot-matrix LCD Driver
- 512K-byte Addressable Space
- Wide-range Operating Voltage (1.8V to 5.5V)
- High Speed Operation in Low Voltage (4.2MHz/2.4V)

DESCRIPTION

The E0C88348 is a CMOS 8-bit microcomputer composed of a CMOS 8-bit core CPU E0C88, ROM, RAM, serial interface, dot-matrix LCD driver and other circuits. The E0C88348 features a high speed operation with low voltage, and is most suitable for various application equipment such as data bank systems and electronic organizers.

FEATURES


- CMOS LSI 8-bit parallel processing
- Clock 32.768kHz (OSC1, Typ.)
8.2MHz (OSC3/3.5V, Max.)
- Instruction execution time 0.244μsec (Min.)
- Multiplication and division instructions included
- ROM capacity 48K × 8 bits
- RAM capacity 2K × 8 bits (Working RAM)
3,216 bits (Display RAM)
- Addressing 512K-byte (19 bits)
Address bus: 19-bit ROM addressing, 19-bit RAM addressing
(Can be used as general output ports when the address bus is not used.)
Data bus : 8 bits
(Can be used as general I/O ports when the data bus is not used.)
CE signal : 4 bits
WR signal : 1 bit (Can be used as general output ports
when the control signals are not used.)
RD signal : 1 bit
- I/O port Input only : 10 bits ($\overline{\text{BREQ}}$ and EVIN are available by software)
Output only : 9 bits (BZ, FOUT, TOUT, CL, FR and $\overline{\text{BACK}}$ are available by software)
Bidirectional I/O : 8 bits ($\overline{\text{SRDY}}$, $\overline{\text{SCLK}}$, SIN and SOUT are available by software)
- Serial interface 1 channel (Clock synchronous or Asynchronous can be selected by software)
- LCD driver Dot-matrix type (5 × 8 or 5 × 5 fonts)
67 segments × 16 commons (1/5 bias)
51 segments × 32 commons (1/5 bias)
Built-in power supply circuit for LCD driver (voltage booster)
(LCD segments can be expanded with external LCD driver)
- Timer 8-bit programmable timer/event counter : 2 channels
(16-bit 1 channel timer is available)
Time base counter (8 bits) : 1 channel
Stopwatch timer (8 bits) : 1 channel

- Sound generator Envelope function, equipped with voltage control
- Analog comparator 2 channels built-in
- Watchdog timer Built-in
- Supply voltage detection (SVD) circuit .. 16 different voltage levels
- Interrupt


External : Input interrupt	2 systems (3 types)
Internal : Timer interrupt	3 systems (9 types)
Serial I/F interrupt	1 system (3 types)
- Supply voltage 1.8V to 5.5V
- Current consumption

SLEEP mode	300nA	(3V)
HALT mode	2.0μA	(32.768kHz/3V)
RUN mode	14μA	(32.768kHz/3V)
	2mA	(4.9152MHz/3V)
- Package QFP8-160pin, QFP17-160pin or chip

■ BLOCK DIAGRAM



PIN CONFIGURATION



Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name
1	SEG18	41	COM24/SEG58	81	OSC1	121	R11/A9
2	SEG19	42	COM23/SEG59	82	OSC2	122	R12/A10
3	SEG20	43	COM22/SEG60	83	TEST	123	R13/A11
4	SEG21	44	COM21/SEG61	84	RESET	124	R14/A12
5	SEG22	45	COM20/SEG62	85	MCU/MPU	125	R15/A13
6	SEG23	46	COM19/SEG63	86	K11/BREQ	126	R16/A14
7	SEG24	47	COM18/SEG64	87	K10/EVIN	127	R17/A15
8	SEG25	48	COM17/SEG65	88	K07	128	R20/A16
9	SEG26	49	COM16/SEG66	89	K06	129	R21/A17
10	SEG27	50	COM15	90	K05	130	R22/A18
11	SEG28	51	COM14	91	K04	131	R23/RD
12	SEG29	52	COM13	92	K03	132	R24/WR
13	SEG30	53	COM12	93	K02	133	R25/CL
14	SEG31	54	COM11	94	K01	134	R26/FR
15	SEG32	55	COM10	95	K00	135	R27/TOUT
16	SEG33	56	COM9	96	P17/CMPPM1	136	R30/CE0
17	SEG34	57	COM8	97	P16/CMPP1	137	R31/CE1
18	SEG35	58	COM7	98	P15/CMPPM0	138	R32/CE2
19	SEG36	59	COM6	99	P14/CMPP0	139	R33/CE3
20	SEG37	60	COM5	100	P13/SRDY	140	R34/FOUT
21	SEG38	61	COM4	101	P12/SCLK	141	R50/BZ
22	SEG39	62	COM3	102	P11/SOUT	142	R51/BACK
23	SEG40	63	COM2	103	P10/SIN	143	SEG0
24	SEG41	64	COM1	104	P07/D7	144	SEG1
25	SEG42	65	COM0	105	P06/D6	145	SEG2
26	SEG43	66	CE	106	P05/D5	146	SEG3
27	SEG44	67	CD	107	P04/D4	147	SEG4
28	SEG45	68	CC	108	P03/D3	148	SEG5
29	SEG46	69	CB	109	P02/D2	149	SEG6
30	SEG47	70	CA	110	P01/D1	150	SEG7
31	SEG48	71	Vc5	111	P00/D0	151	SEG8
32	SEG49	72	Vc4	112	R00/A0	152	SEG9
33	SEG50	73	Vc3	113	R01/A1	153	SEG10
34	COM31/SEG51	74	Vc2	114	R02/A2	154	SEG11
35	COM30/SEG52	75	Vc1	115	R03/A3	155	SEG12
36	COM29/SEG53	76	OSC3	116	R04/A4	156	SEG13
37	COM28/SEG54	77	OSC4	117	R05/A5	157	SEG14
38	COM27/SEG55	78	Vd1	118	R06/A6	158	SEG15
39	COM26/SEG56	79	VdD	119	R07/A7	159	SEG16
40	COM25/SEG57	80	Vss	120	R10/A8	160	SEG17

■ PIN DESCRIPTION

Pin name	Pin No.	In/Out	Function
V _{DD}	79	–	Power supply (+) terminal
V _{SS}	80	–	Power supply (GND) terminal
V _{D1}	78	–	Regulated voltage output terminal for oscillators
V _{C1} –V _{C5}	75–71	O	LCD drive voltage output terminals
CA–CE	70–66	–	Booster capacitor connection terminals for LCD
OSC1	81	I	OSC1 oscillation input terminal (select crystal oscillation/CR oscillation/external clock input with mask option)
OSC2	82	O	OSC1 oscillation output terminal
OSC3	76	I	OSC3 oscillation input terminal (select crystal/ceramic/CR oscillation/external clock input with mask option)
OSC4	77	O	OSC3 oscillation output terminal
MCU/MPU	85	I	Terminal for setting MCU or MPU modes
K00–K07	95–88	I	Input terminals (K00–K07)
K10/EVIN	87	I	Input terminal (K10) or event counter external clock input terminal (EVIN)
K11/BREQ	86	I	Input terminal (K11) or bus request signal input terminal (BREQ)
R00–R07/A0–A7	112–119	O	Output terminals (R00–R07) or address bus (A0–A7)
R10–R17/A8–A15	120–127	O	Output terminals (R10–R17) or address bus (A8–A15)
R20–R22/A16–A18	128–130	O	Output terminals (R20–R22) or address bus (A16–A18)
R23/RD	131	O	Output terminal (R23) or read signal output terminal (RD)
R24/WR	132	O	Output terminal (R24) or write signal output terminal (WR)
R25/CL	133	O	Output terminal (R25) or LCD synchronous signal output terminal (CL)
R26/FR	134	O	Output terminal (R26) or LCD frame signal output terminal (FR)
R27/TOUT	135	O	Output terminal (R27) or programmable timer underflow signal output terminal (TOUT)
R30–R33/CE0–CE3	136–139	O	Output terminals (R30–R33) or chip enable output terminals (CE0–CE3)
R34/FOUT	140	O	Output terminal (R34) or clock output terminal (FOUT)
R35–R37 *2		O	Output terminals (R35–R37)
R50/BZ	141	O	Output terminal (R50) or buzzer output terminal (BZ)
R51/BACK	142	O	Output terminal (R51) or bus acknowledge signal output terminal (BACK)
P00–P07/D0–D7	111–104	I/O	I/O terminals (P00–P07) or data bus (D0–D7)
P10/SIN	103	I/O	I/O terminal (P10) or serial I/F data input terminal (SIN)
P11/SOUT	102	I/O	I/O terminal (P11) or serial I/F data output terminal (SOUT)
P12/SCLK	101	I/O	I/O terminal (P12) or serial I/F clock I/O terminal (SCLK)
P13/SRDY	100	I/O	I/O terminal (P13) or serial I/F ready signal output terminal (SRDY)
P14/CMPP0	99	I/O	I/O terminal (P14) or comparator 0 non-inverted input terminal
P15/CMPP0	98	I/O	I/O terminal (P15) or comparator 0 inverted input terminal
P16/CMPP1	97	I/O	I/O terminal (P16) or comparator 1 non-inverted input terminal
P17/CMPP1	96	I/O	I/O terminal (P17) or comparator 1 inverted input terminal
COM0–COM15	65–50	O	LCD common output terminals
COM16–COM31 /SEG66–SEG51	49–34	O	LCD common output terminals (when 1/32 duty is selected) or LCD segment output terminal (when 1/16 or 1/8 duty is selected)
SEG0–SEG50	143–160, 1–33	O	LCD segment output terminals
RESET	84	I	Initial reset input terminal
TEST *1	83	I	Test input terminal

*1 TEST is the terminal used for shipping inspection of the IC. For normal operation be sure it is connected to V_{DD}.

*2 R35–R37 terminals can be used only when the E0C88348 chip is being shipped.

■ ELECTRICAL CHARACTERISTICS

● Absolute Maximum Ratings

(V_{SS} = 0V)

Rating	Symbol	Condition	Value	Unit	Note
Power voltage	V _{DD}		-0.3 to +7.0	V	
Liquid crystal power voltage	V _{C5}		-0.3 to +7.0	V	
Input voltage	V _I		-0.3 to V _{DD} + 0.3	V	
Output voltage	V _O		-0.3 to V _{DD} + 0.3	V	1
High level output current	I _{OH}	1 terminal	-5	mA	
		Total of all terminals	-20	mA	
Low level output current	I _{OL}	1 terminal	5	mA	
		Total of all terminals	20	mA	
Permitted loss	P _D		200	mW	2
Operating temperature	T _{opr}		-40 to +85	°C	
Storage temperature	T _{stg}		-65 to +150	°C	

Note) 1 Case that to Nch open drain output by the mask option is included.

2 In case of plastic package.

● Recommended Operating Conditions

(V_{SS} = 0V, T_a = -40 to 85°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit	Note
Operating power voltage (Normal mode)	V _{DD}		2.4		5.5	V	
Operating power voltage (Low power mode)	V _{DD}		1.8		3.5	V	
Operating power voltage (High speed mode)	V _{DD}		3.5		5.5	V	
Operating frequency (Normal mode)	f _{OSC1}	V _{DD} = 2.4 to 5.5V	30	32.768	50	kHz	3
	f _{OSC3}		0.03		4.2	MHz	3
Operating frequency (Low power mode)	f _{OSC1}	V _{DD} = 1.8 to 3.5V	30	32.768	50	kHz	3
Operating frequency (High speed mode)	f _{OSC1}	V _{DD} = 3.5 to 5.5V	30	32.768	50	kHz	3
	f _{OSC3}		0.03		8.2	MHz	3
Liquid crystal power voltage	V _{C5}	V _{C5} ≥ V _{C4} ≥ V _{C3} ≥ V _{C2} ≥ V _{C1} ≥ V _{SS}			6.0	V	4
Capacitor between V _{D1} and V _{SS}	C1			0.1		μF	
Capacitor between V _{C1} and V _{SS}	C2			0.1		μF	5
Capacitor between V _{C2} and V _{SS}	C3			0.1		μF	5
Capacitor between V _{C3} and V _{SS}	C4			0.1		μF	5
Capacitor between V _{C4} and V _{SS}	C5			0.1		μF	5
Capacitor between V _{C5} and V _{SS}	C6			0.1		μF	5
Capacitor between CA and CB	C7			0.1		μF	5
Capacitor between CA and CC	C8			0.1		μF	5
Capacitor between CD and CE	C9			0.1		μF	5
Resistor between V _{C1} and V _{SS}	R1			100		kΩ	6

Note) 3 When an external clock is input from the OSC1 terminal by the mask option, do not connect anything to the OSC2 terminal, and when an external clock is input from the OSC3 terminal, do not connect to the OSC4 terminal.

4 When external power supply is selected by the mask option.

5 When LCD drive power is not used, the capacitor is not necessary. In this case, do not connect anything to V_{C1} to V_{C5} and CA to CE terminals.

6 It is necessary when the panel load is large and for 1/32 duty driving. The resistance value should be decided by connecting it to the actual panel to be used.

● DC Characteristics

(Unless otherwise specified: $V_{DD} = 1.8$ to $5.5V$, $V_{SS} = 0V$, $T_a = -40$ to $85^{\circ}C$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
High level input voltage (1)	V_{IH1}	Kxx, Pxx, MCU/MPU	$0.8V_{DD}$		V_{DD}	V	
Low level input voltage (1)	V_{IL1}	Kxx, Pxx, MCU/MPU	0		$0.2V_{DD}$	V	
High level input voltage (2) (Normal mode)	V_{IH2}	OSC1, OSC3	1.6		V_{DD}	V	7
High level input voltage (2) (Low power mode)	V_{IH2}	OSC1	1.0		V_{DD}	V	7
High level input voltage (2) (High speed mode)	V_{IH2}	OSC1, OSC3	2.4		V_{DD}	V	7
Low level input voltage (2) (Normal mode)	V_{IL2}	OSC1, OSC3	0		0.6	V	7
Low level input voltage (2) (Low power mode)	V_{IL2}	OSC1	0		0.3	V	7
Low level input voltage (2) (High speed mode)	V_{IL2}	OSC1, OSC3	0		0.9	V	7
High level schmitt input voltage	V_{T+}	RESET	$0.5V_{DD}$		$0.9V_{DD}$	V	
Low level schmitt input voltage	V_{T-}	RESET	$0.1V_{DD}$		$0.5V_{DD}$	V	
High level output current	I_{OH}	Pxx, Rxx, $V_{OH} = 0.9V_{DD}$			-0.5	mA	
Low level output current	I_{OL}	Pxx, Rxx, $V_{OL} = 0.1V_{DD}$	0.5			mA	
Input leak current	I_{LI}	Kxx, Pxx, RESET, MCU/MPU	-1		1	μA	
Output leak current	I_{LO}	Pxx, Rxx	-1		1	μA	
Input pull-up resistance	R_{IN}	Kxx, Pxx, RESET, MCU/MPU	100		500	$k\Omega$	8
Input terminal capacitance	C_{IN}	Kxx, Pxx, $V_{IN} = 0V$, $f = 1MHz$, $T_a = 25^{\circ}C$			15	pF	
Segment/Common output current	I_{SEGH}	SEGxx, COMxx, $V_{SEGH} = V_{C5} - 0.1V$			-5	μA	
	I_{SEGL}	SEGxx, COMxx, $V_{SEGL} = 0.1V$	5			μA	

Note) 7 When external clock is selected by mask option.

8 When addition of pull-up resistor is selected by mask option.

● SVD Circuit

(Unless otherwise specified: $V_{DD} = 1.8$ to $5.5V$, $V_{SS} = 0V$, $T_a = 25^{\circ}C$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
SVD voltage	V_{SVD}	Level 1 → Level 0	Typ×0.92	1.82	Typ×1.08	V	9
		Level 2 → Level 1		2.00		V	9
		Level 3 → Level 2		2.18		V	9
		Level 4 → Level 3		2.36		V	10
		Level 5 → Level 4		2.54		V	10
		Level 6 → Level 5		2.72		V	10
		Level 7 → Level 6		2.90		V	11
		Level 8 → Level 7		3.08		V	11
		Level 9 → Level 8		3.26		V	11
		Level 10 → Level 9	Typ×0.88	3.45	Typ×1.12	V	12
		Level 11 → Level 10		3.65		V	12
		Level 12 → Level 11		3.85		V	12
		Level 13 → Level 12		4.05		V	12
		Level 14 → Level 13		4.25		V	12
		Level 15 → Level 14		4.50		V	12

$V_{SVD}(\text{Level } 0) < V_{SVD}(\text{Level } 1) < V_{SVD}(\text{Level } 2) < V_{SVD}(\text{Level } 3) < V_{SVD}(\text{Level } 4) < V_{SVD}(\text{Level } 5) < V_{SVD}(\text{Level } 6) < V_{SVD}(\text{Level } 7)$

$< V_{SVD}(\text{Level } 8) < V_{SVD}(\text{Level } 9) < V_{SVD}(\text{Level } 10) < V_{SVD}(\text{Level } 11) < V_{SVD}(\text{Level } 12) < V_{SVD}(\text{Level } 13) < V_{SVD}(\text{Level } 14) < V_{SVD}(\text{Level } 15)$

Note) 9 Low power operating mode only.

10 Low power operating mode or Normal operating mode only.

11 Normal operating mode only.

12 Normal operating mode or High speed operating mode only.

● Analog Comparator

(Unless otherwise specified: $V_{DD} = 1.8$ to $5.5V$, $V_{SS} = 0V$, $T_a = 25^\circ C$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Analog comparator operating voltage input range	VCMIP	Non-inverted input (CMPP)	0.7		$V_{DD} - 0.7$	V	13
	VCMM	Inverted input (CMPM)	0.7		$V_{DD} - 0.7$	V	13
Analog comparator offset voltage	VCMOF	VCMIP = $0.7V$ to $V_{DD} - 0.7V$ VCMM = $0.7V$ to $V_{DD} - 0.7V$			20	mV	13
Analog comparator stability time	tCMP1				1	mS	14
Analog comparator response time	tCMP2	VCMIP = $0.7V$ to $V_{DD} - 0.7V$ VCMM = $0.7V$ to $V_{DD} - 0.7V$			2	mS	13
		VCMIP = VCMM $\pm 0.025V$					15

Note) 13 When "without pull-up resistor" (comparator input terminal) is selected by mask option.

14 Stability time is the time from turning the circuit ON until the circuit is stabilized.

15 Response time is the time that the output result responds to the input signal.

● Current Consumption

(Unless otherwise specified: V_{DD} = Within the operating voltage in each operating mode, $V_{SS} = 0V$, $T_a = 25^\circ C$,

OSC1 = 32.768kHz crystal oscillation, $C_G = 25pF$, OSC3 = External clock input, Non heavy load protection mode, C1–C9 = $0.1\mu F$, No panel load)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Power current (Normal mode)	IDD1	In SLEEP status *1		0.3	1	μA	
	IDD2	In HALT status *2		2	5	μA	
	IDD3	CPU is in operating (32.768kHz) *3		14	18	μA	
	IDD4	CPU is in operating (1MHz) *4		0.45	0.60	mA	
	IHVL	In heavy load protection mode		25	50	μA	16
Power current (Low power mode)	IDD1	In SLEEP status *1		0.2	1	μA	
	IDD2	In HALT status *2		1	5	μA	
	IDD3	CPU is in operating (32.768kHz) *3		8	12	μA	
	IHVL	In heavy load protection mode		15	30	μA	16
Power current (High speed mode)	IDD1	In SLEEP status *1		1	3	μA	
	IDD2	In HALT status *2		5	10	μA	
	IDD3	CPU is in operating (32.768kHz) *3		24	30	μA	
	IDD4	CPU is in operating (1MHz) *4		0.70	1.00	mA	
	IHVL	In heavy load protection mode		35	70	μA	16
LCD drive circuit current	ILCDN			2.5	5	μA	
	ILCDH	In heavy load protection mode		15	30	μA	16
SVD circuit current	ISVDN	$V_{DD} = 3.0V$		30	60	μA	17
	ISVDH	In heavy load protection mode		25	75	μA	16
Analog comparator circuit current	ICMP1	CMPXDT = "1"		40	100	μA	
	ICMP2	CMPXDT = "0"		4	10	μA	
OSC1 CR oscillation current	ICR1			20	50	μA	18

*1 OSC1: Stop, OSC3: Stop, CPU, ROM, RAM: SLEEP status, Clock timer: Stop, Others: Stop status

*2 OSC1: Oscillating, OSC3: Stop, CPU, ROM, RAM: HALT status, Clock timer: Operating, Others: Stop status

*3 OSC1: Oscillating, OSC3: Stop, CPU, ROM, RAM: Operating in 32.768kHz, Clock timer: Operating, Others: Stop status

*4 OSC1: Oscillating, OSC3: Oscillating, CPU, ROM, RAM: Operating in 1MHz, Clock timer: Operating, Others: Stop status

Note) 16 It is the value of current which flows in the heavy load protection circuit when in the heavy load protection mode (OSC3 ON or buzzer ON).

17 The value in x V can be found by the following expression:

$ISVDN (V_{DD} = x V) = (x \times 20) - 30$ (Typ. value), $ISVDN (V_{DD} = x V) = (x \times 30) - 30$ (Max. value)

18 When OSC1 CR oscillation circuit is selected by the mask option.

● LCD Driver

The Typ. values of the LCD drive voltage shown in the following table shift in difference of panel load (panel size, drive duty, display segment number). Therefore, these should be evaluated by connecting to the actual panel to be used. Moreover, if the display is uneven with a large panel load, connect a resistor (R1) between the Vss and Vc1 terminal. (it is necessary in 1/32 duty driving.)

(Unless otherwise specified: V_{DD} = V_{C2} (LCX = FH) +0.1 to 5.5V, V_{SS} = 0V, Ta = 25°C, C1–C9 = 0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
LCD drive voltage	Vc1	*1	0.18V _{C5}		0.22V _{C5}	V	
	Vc2	*2	0.39V _{C5}		0.43V _{C5}	V	
	Vc3	*3	0.59V _{C5}		0.63V _{C5}	V	
	Vc4	*4	0.80V _{C5}		0.84V _{C5}	V	
	Vc5 TYPE A (4.5V)	*5 LCX = 0H	Typ×0.94	3.89	Typ×1.06	V	
				3.96		V	
				4.04		V	
				4.11		V	
				4.18		V	
				4.26		V	
				4.34		V	
				4.42		V	
				4.50		V	
				4.58		V	
				4.66		V	
				4.74		V	
				4.82		V	
				4.90		V	
				4.99		V	
				5.08		V	
	Vc5 TYPE B (5.5V)	*5 LCX = 0H	Typ×0.94	4.73	Typ×1.06	V	
				4.83		V	
				4.92		V	
				5.02		V	
				5.11		V	
				5.21		V	
				5.30		V	
				5.40		V	
				5.50		V	
				5.60		V	
				5.70		V	
				5.81		V	
				5.93		V	
				6.05		V	
				6.17		V	
				6.29		V	

*1 Connects 1MΩ load resistor between Vss and Vc1.


*2 Connects 1MΩ load resistor between Vss and Vc2.

*3 Connects 1MΩ load resistor between Vss and Vc3.


*4 Connects 1MΩ load resistor between Vss and Vc4.

*5 Connects 1MΩ load resistor between Vss and Vc5.


■ BASIC EXTERNAL CONNECTION DIAGRAM



■ PACKAGE DIMENSIONS



■ DIAGRAM OF PAD LAYOUT



Chip thickness: 0.4mm
Pad opening: 95μm

■ Pads are used for the IC shipment test, so you should not bond them.

PAD COORDINATES

No.	Name	X	Y	No.	Name	X	Y	No.	Name	X	Y	No.	Name	X	Y
1	COM24/SEG58	3.220	3.345	44	V _{SS}	-3.360	3.194	87	R13/A11	-2.777	-3.345	130	SEG20	3.360	-2.783
2	COM23/SEG59	3.005	3.345	45	OSC1	-3.360	2.950	88	R14/A12	-2.602	-3.345	131	SEG21	3.360	-2.613
3	COM22/SEG60	2.810	3.345	46	OSC2	-3.360	2.744	89	R15/A13	-2.442	-3.345	132	SEG22	3.360	-2.453
4	COM21/SEG61	2.635	3.345	47	TEST	-3.360	2.542	90	R16/A14	-2.287	-3.345	133	SEG23	3.360	-2.298
5	COM20/SEG62	2.475	3.345	48	RESET	-3.360	2.382	91	R17/A15	-2.132	-3.345	134	SEG24	3.360	-2.143
6	COM19/SEG63	2.320	3.345	49	MCU/MPU	-3.360	2.227	92	R20/A16	-1.977	-3.345	135	SEG25	3.360	-1.988
7	COM18/SEG64	2.165	3.345	50	K11/BREQ	-3.360	2.072	93	R21/A17	-1.827	-3.345	136	SEG26	3.360	-1.838
8	COM17/SEG65	2.010	3.345	51	K10/EVIN	-3.360	1.917	94	R22/A18	-1.677	-3.345	137	SEG27	3.360	-1.688
9	COM16/SEG66	1.860	3.345	52	K07	-3.360	1.743	95	R23/RD	-1.527	-3.345	138	SEG28	3.360	-1.538
10	COM15	1.710	3.345	53	K06	-3.360	1.567	96	R24/WR	-1.382	-3.345	139	SEG29	3.360	-1.393
11	COM14	1.560	3.345	54	K05	-3.360	1.394	97	R25/CL	-1.237	-3.345	140	SEG30	3.360	-1.248
12	COM13	1.415	3.345	55	K04	-3.360	1.221	98	R26/FR	-1.092	-3.345	141	SEG31	3.360	-1.103
13	COM12	1.270	3.345	56	K03	-3.360	1.043	99	R27/TOUT	-0.952	-3.345	142	SEG32	3.360	-0.963
14	COM11	1.125	3.345	57	K02	-3.360	0.891	100	R30/CE0	-0.812	-3.345	143	SEG33	3.360	-0.823
15	COM10	0.985	3.345	58	K01	-3.360	0.737	101	R31/CE1	-0.672	-3.345	144	SEG34	3.360	-0.683
16	COM9	0.845	3.345	59	K00	-3.360	0.596	102	R32/CE2	-0.537	-3.345	145	SEG35	3.360	-0.548
17	COM8	0.705	3.345	60	P17/CMPP1	-3.360	0.459	103	R33/CE3	-0.402	-3.345	146	SEG36	3.360	-0.413
18	COM7	0.570	3.345	61	P16/CMPP1	-3.360	0.317	104	R34/FOUT	-0.267	-3.345	147	SEG37	3.360	-0.278
19	COM6	0.435	3.345	62	P15/CMPP0	-3.360	0.174	105	R35	-0.137	-3.345	148	— *	3.350	-0.151
20	COM5	0.300	3.345	63	P14/CMPP0	-3.360	0.022	106	R36	-0.007	-3.345	149	— *	3.350	-0.021
21	— *	0.170	3.335	64	P13/SRDY	-3.360	-0.131	107	R37	0.123	-3.345	150	— *	3.350	0.109
22	— *	0.040	3.335	65	P12/SCLK	-3.360	-0.299	108	R50/BZ	0.253	-3.345	151	SEG38	3.360	0.241
23	— *	-0.090	3.335	66	P11/SOUT	-3.360	-0.434	109	R51/BACK	0.388	-3.345	152	SEG39	3.360	0.376
24	— *	-0.220	3.335	67	P10/SIN	-3.360	-0.569	110	SEG0	0.523	-3.345	153	SEG40	3.360	0.511
25	COM4	-0.354	3.345	68	P07/D7	-3.360	-0.704	111	SEG1	0.658	-3.345	154	SEG41	3.360	0.646
26	COM3	-0.489	3.345	69	P06/D6	-3.360	-0.844	112	SEG2	0.798	-3.345	155	SEG42	3.360	0.786
27	COM2	-0.624	3.345	70	P05/D5	-3.360	-0.984	113	SEG3	0.938	-3.345	156	SEG43	3.360	0.926
28	COM1	-0.764	3.345	71	P04/D4	-3.360	-1.124	114	SEG4	1.078	-3.345	157	SEG44	3.360	1.066
29	COM0	-0.904	3.345	72	P03/D3	-3.360	-1.269	115	SEG5	1.223	-3.345	158	SEG45	3.360	1.211
30	CE	-1.044	3.345	73	P02/D2	-3.360	-1.414	116	SEG6	1.368	-3.345	159	SEG46	3.360	1.356
31	CD	-1.189	3.345	74	P01/D1	-3.360	-1.559	117	SEG7	1.513	-3.345	160	SEG47	3.360	1.501
32	CC	-1.334	3.345	75	P00/D0	-3.360	-1.709	118	SEG8	1.663	-3.345	161	SEG48	3.360	1.651
33	CB	-1.479	3.345	76	R00/A0	-3.360	-1.859	119	SEG9	1.813	-3.345	162	SEG49	3.360	1.801
34	CA	-1.629	3.345	77	R01/A1	-3.360	-2.009	120	SEG10	1.963	-3.345	163	SEG50	3.360	1.951
35	V _{C5}	-1.779	3.345	78	R02/A2	-3.360	-2.164	121	SEG11	2.118	-3.345	164	COM31/SEG51	3.360	2.106
36	V _{C4}	-1.929	3.345	79	R03/A3	-3.360	-2.319	122	SEG12	2.273	-3.345	165	COM30/SEG52	3.360	2.261
37	V _{C3}	-2.084	3.345	80	R04/A4	-3.360	-2.474	123	SEG13	2.428	-3.345	166	COM29/SEG53	3.360	2.416
38	V _{C2}	-2.239	3.345	81	R05/A5	-3.360	-2.634	124	SEG14	2.588	-3.345	167	COM28/SEG54	3.360	2.576
39	V _{C1}	-2.394	3.345	82	R06/A6	-3.360	-2.804	125	SEG15	2.763	-3.345	168	COM27/SEG55	3.360	2.746
40	OSC3	-2.554	3.345	83	R07/A7	-3.360	-2.989	126	SEG16	2.958	-3.345	169	COM26/SEG56	3.360	2.931
41	OSC4	-2.729	3.345	84	R10/A8	-3.360	-3.189	127	SEG17	3.173	-3.345	170	COM25/SEG57	3.360	3.131
42	V _{D1}	-2.984	3.345	85	R11/A9	-3.187	-3.345	128	SEG18	3.360	-3.168				
43	V _{DD}	-3.209	3.345	86	R12/A10	-2.972	-3.345	129	SEG19	3.360	-2.968				

* Pads (No. 21–24 and 148–150) are used for the IC shipment test, so you should not bond them.

NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

All product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

©Seiko Epson Corporation 1998 All rights reserved.

SEIKO EPSON CORPORATION**ELECTRONIC DEVICES MARKETING DIVISION****Electronic Device Marketing Department
IC Marketing & Engineering Group**

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

ED International Marketing Department I (Europe & U.S.A.)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564

ED International Marketing Department II (Asia)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110

Electric Device Information of EPSON WWW server

<http://www.epson.co.jp>

