

Features

512Kx32 bit Flash

- Fast Access Times: 70, 90, 120 and 150ns
- Individual Byte Selects (x8, x16, x32)
- 100,000 Erase/Program Cycles Minimum
- Output Enable Function
- TTL Compatible Inputs and Outputs
- 5V Programming

Sector Architecture

- 8 Equal Size Sectors of 64K bytes
- Sectors can be Concurrently Erased in any Combination
- Supports Full Chip Erase


High Density MCM-C Packaging <0.99 in. sq.

- 68 lead CQFP, No. 405
- Multiple Ground Pins for Maximum Noise Immunity

Single +5V ($\pm 10\%$) Supply Operation

DSCC Drawing 5962-94612

Pin Configuration and Block Diagram



512Kx32 High Speed Flash Module

The EDI7C32512C is a high speed, high performance, sixteen megabit density Flash module, organized as 512Kx32 bits, containing four 512Kx8 die mounted in a package.

Four Chip Enables are provided to independently enable each of the four bytes. Reading or writing can be executed on an individual byte or any combination of bytes through proper use of the chip and write enables.


Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation and providing equal access and cycle times for ease of use.

The EDI7C32512C is offered in a 68 lead CQFP package which enables 16 megabits of memory to be placed in less than 0.99 square inches of space, respectively.

The device may be screened in accordance with MIL-PRF-38535. The EDI7C32512C is pin for pin compatible with the EDI7C32128C, providing an upgrade path. This device is based on the AMD AM29F400B part.

Pin Names

A0-A18	Address Inputs
E0-E3	Chip Enables
W0-W3	Write Enables
$\bar{G}$	Output Enable
DQ0-DQ31	Common Data Input/Output
VCC	Power (+5V $\pm 10\%$)
VSS	Ground
NC	No Connection



Electronic Designs, Incorporated

• One Research Drive • Westborough, MA 01581 USA • 508-366-5151 • FAX 508-836-4850 •
http://www.electronic-designs.com

Absolute Maximum Ratings*

Voltage on any pin relative to VSS ⁽¹⁾	-2.0V to 7.0V
Operating Temperature TA (Ambient)	
Commercial	0°C to + 70°C
Industrial	-40°C to +85°C
Military	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Power Dissipation	1.32 Watts Max@5MHz
A9 Voltage for Sector Protect ⁽²⁾	-2.0V to +14.0V

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

1. Minimum DC voltage on input or I/O pins is -0.5V during voltage transitions, inputs or I/O pins may undershoot Vss to -2.0V for periods of up to 20ns. Maximum DC voltage on output and I/O pins is Vcc+0.5V during voltage transitions, outputs may overshoot to Vcc+2.0V for periods up to 20ns.
2. Minimum DC input voltage on A9 pin is -0.5V. During voltage transitions, A9 may overshoot Vss to -2V for periods up to 20ns. Maximum DC input voltage on A9 is +13.5V which may overshoot to +14.0 for periods up to 20ns.


Recommended DC Operating Conditions

Parameter	Sym	Min	Typ	Max	Units
Supply Voltage	VCC	4.5	5.0	5.5	V
Supply Voltage	VSS	0	0	0	V
Input High Voltage	VIH	2.0	--	VCC+0.5	V
Input Low Voltage	VIL	-0.5	--	0.8	V
A9 Voltage for Sector Protect		+11.5	--	+12.5	V

AC Test Conditions

Input Pulse Levels	VSS to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load	Figure 1

1. Vz is programmable from +2V to +7V.
2. IOL and IOH are programmable from 0 to 16mA.
3. Tester impedance is Zo=75ohms.
4. Vz is typically the midpoint of VOL and VOH.
5. IOL and IOH are adjusted to simulate a typical resistive load circuit.
6. ATE tester includes jig capacitance.



DC Electrical Characteristics

Parameter	Sym	Conditions	Min	Typ	Max	Units
Operating Power	ICC1	$\bar{G} = \text{VIL}, f=5\text{MHz}$	70-150ns		190	mA
Supply Current – x32		$E = \text{VIL}$				
Standby (TTL) Power	ICC2	$\bar{E} = \text{VIL}, \bar{G} = \text{VIH}$	70-150ns		240	mA
Supply Current		$f=5\text{MHz}, VCC=5.5V$				
Full Standby Power	ICC3	$\bar{E} = \text{VIH}$	70-150ns		6.5	mA
Supply Current		$f=5\text{MHz}, VCC=5.5V$				
Input Leakage Current	ILI	VIN = 0V to VCC	--	--	±10	μA
Output Leakage Current	ILO	V I/O = 0V to VCC	--	--	±10	μA
Output High Voltage	VOH	IOH = -2.5mA, VCC=4.5V	0.85xVCC			V
Output Low Voltage	VOL	IOL = 12.0mA, VCC=4.5V			0.45	V

Truth Table

$\bar{G}$	$\bar{E}$	$\bar{W}$	Mode	Output	Power
X	H	X	Standby	High Z	ICC2, ICC3
H	L	H	Output Deselect	High Z	ICC1
L	L	H	Read	DOUT	ICC1
H	L	L	Write	DIN	ICC1

Capacitance

(f=1.0MHz, VIN=VCC or VSS)

Parameter	Sym	Max	Unit
Address Lines	CI	50	pF
Data Lines	CD/Q	20	pF
Chip & Write Enable Lines	E, W	20	pF
Output Enable Line	G	50	pF

These parameters are sampled, not 100% tested.

EDI7C32512C

512Kx32 Flash

Parameter	Symbol		70ns		90ns		120ns		150ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	TAVAV	TRC	70		90		120		150		ns
Address Access Time	TAVQV	TAA		70		90		120		150	ns
Chip Enable Access Time	TELQV	TACS		70		90		120		150	ns
Chip Enable to Output in High Z (1)	TEHQZ	TDF		20		20		30		35	ns
Output Hold from Address Change	TAVQX	TOH	0		0		0		0		ns
Output Enable to Output Valid	TGLQV	TOE		35		35		50		55	ns
Output Enable to Output High Z(1)	TGHQZ	TDF		20		20		30		35	ns

Note 1. Parameter guaranteed, but not tested.

The timing diagram illustrates the relationship between the 74181 ALU's control signals and its output. The signals shown are A (Address), E (Enable), G (Gate), W (Write), and Q (Output). Key timing parameters are labeled: t_{AA} (Address to Enable delay), t_{AC} (Address to Output delay), t_{OE} (Output Enable delay), t_{OW} (Output Write delay), t_{ACS} (Address to Output delay), t_{OH} (Output High delay), t_{OL} (Output Low delay), t_{OS} (Output to High Z delay), and t_{OS} (Output to High Z delay). The output Q is shown in a High Z state when the enable signal is low and becomes Output Valid when the enable signal is high.


The timing diagram illustrates the relationship between several signals: Address (A), Enable (E), Gate (G), Write (W), and Data (Q). Key timing parameters are labeled, including t_{bc} , t_{AS} , t_{AW} , t_{AC} , t_{DS} , t_{DQ} , t_{OE} , t_{OH} , t_{ACQ} , t_{OS} , t_{DS} , t_{DQ} , t_{OE} , t_{OH} , and t_{ACS} . The diagram also shows a 'Data Polling' period and a 'Data Out' period.

1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3. D7 is the output of the complement of the data written to the device (for each chip).
4. Dout is the output of the data written to the device.
5. Figure indicates the last two bus cycles of a four bus cycle sequence.


AC Characteristics Write Cycle

Parameter	Symbol		70ns		90ns		120ns		150ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	TAVAV	TWC	70		90		120		150		ns
Chip Enable Setup Time	TELWH	TCS	0		0		0		0		ns
Chip Enable Pulse Width	TELEH	TCP	45		45		50		50		ns
Address Setup Time	TAVWL	TAS	0		0		0		0		ns
Write Enable Setup Time	TWLEL	TWS	0		0		0		0		ns
Address Hold Time	TWHAX	TAH	45		45		50		50		ns
Write Pulse Width	TWLWH	TWP	45		45		50		50		ns
Data Setup Time	TDVWH	TDS	45		45		50		50		ns
Data Hold Time	TWHDX	TDH	0		0		0		0		ns
Write Enable Pulse Width High	TWHWL	TWPH	20		20		20		20		ns
Output Enable Setup Time		TOES	0		0		0		0		ns
Output Enable Hold Time		TOEH	10		10		10		10		ns
Chip Erase Time				120		120		120		120	s
Sector Erase Time		TWHWH ²		30		30		30		30	s
Programming Time				50		50		50		50	s
Read Recovery Time Before Rewrite	TGHWL		0		0		0		0		ns
Vcc Setup Time		TVCS	50		50		50		50		μs
Duration of Byte Programming Operation		TWHWH ¹	16		16		16		16		μs


AC Waveforms Chip/Selector Erase Operations



AC Waveforms for Data Polling during Embedded Algorithm Operations



Alternate $\overline{E}$ Controlled Programming Operation Timing



Notes:

1. PA represents the address of the memory location to be programmed.
2. PD represents the data to be programmed at byte address.
3. D7 is the output of the complement of the data written to the device (for each chip).
4. Dout is the output of the data written to the device.
5. Figure indicates the last two bus cycles of a four bus cycle sequence.

