

# 1 Megabyte Sync/Sync Burst, Small Outline DIMM

#### **FEATURES**

- 2x64Kx72 Synchronous, Synchronous Burst
- · Flow-Through Architecture
- Linear and Sequential Burst Support via MODE pin
- Clock Controlled Registered Bank Enables (E1\, E2\)
- Clock Controlled Registered Address
- · Clock Controlled Registered Global Write (GW\)
- Aysnchronous Output Enable (G\)
- · Internally self-timed Write
- Individual Bank Sleep Mode enables (ZZ1, ZZ2)
- · Gold Lead Finish
- 3.3V ±10% Operation
- Access Speed(s): TKHQV=8.5, 10, 12, 15ns
- Common Data I/O
- High Capacitance (30pf) drive, at rated Access Speed
- Single total array Clock
- Multiple Vcc and Gnd

The EDI2CG27264VxxD2 is a Synchronous/Synchronous Burst SRAM, 72 position DIMM (144 contacts) Module, small outline. The Module contains four (4) Synchronous Burst Ram Devices, packaged in the industry standard JEDEC 14mmx20mm TQFP placed on a Multilayer FR4 Substrate. The module architecture is defined as a Sync/Sync Burst, Flow-Through, with support for either linear or sequential burst. This module provides High Performance, 2-1-1-1 accesses when used in Burst Mode, and used as a Synchronous Only Mode, provides a high performance cost advantage over BiCMOS aysnchronous device architectures.

Synchronous Only operations are performed via strapping ADSC\
Low, and ADSP\ / ADV\ High, which provides for Ultra Fast
Accesses in Read Mode while providing for internally self-timed Early
Writes.

Synchronous/Synchronous Burst operations are in relation to an externally supplied clock, Registered Address, Registered Global Write, Registered Enables as well as an Asynchronous Output enable. This Module has been defined for Quad Word access in both Read and Write Operations.

#### **PIN NAMES**

DQ0-DQ63 Input/Output Bus DQP0-DQP7 Parity Bits A0-A15 Address Bus

E1\, E2\ Synchronous Bank Enables

Clk Array Clock

GW Synchronous Global write Enable
G\ Asynchronous Output Enable
ZZ1, ZZ2 Bank Sleep Mode Enables
Vcc 3.3V Power Supply

Vss Gnd




#### **PIN CONFIGURATION**

PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION
1	VSS	37	000	73	VSS	109	DQ41
2	VSS	38	DQ7	74	VSS	110	DQ48
3	A0	29	DQ1	75	772	111	DQ42
4	RRJ	40	DQB	78	DQP3	112	DQ45
5	RRJ	41	DC/2	77	VCC	113	DQ43
В	A1	42	DQ5	78	vcc	114	DQ44
7	A2	43	003	79	DC#24	115	VSS
В	A15	44	DC4	90	DC(21	118	VSS
9	A14	45	VSS	B1	DC <b>2</b> 5	117	RRJ
10	EΑ	48	VSS	82	DC(30	118	DQP8
11	A4	47	ZZ1	83	DC#28	119	vac
12	A13	48	DQP1	B4	DC#29	120	vcc
13	A12	49	vcc	<b>B</b> 5	DC#27	121	DC48
14	A5	50	vcc	98	DC(28	122	DQ55
15	AB	51	DQB	87	VSS	123	DC49
18	A11	52	DQ15	<b>BB</b>	VSS	124	DQ54
17	A10	83	DCØ	89	RFU	125	DQ50
18	A7	54	DQ14	90	DQP4	128	DQ53
19	AB	55	DQ10	91	VCC	127	DQ51
20	A9	88	DQ13	92	VCC	129	00,62
21	vcc	57	DQ11	93	0032	129	VSS
22	vcc	58	DQ12	94	DC339	130	VSS
23	G\	59	VSS	95	DC333	131	RRJ
24	RRJ	80	VSS	98	DCCC	132	DQP7
25	GW.	81	EZ\	97	DC#34	133	VCC
28	ADV.	62	DQPZ	98	DC(37	134	VCC
27	ADSP\	63	vcc	99	DC#35	135	DQSB
29	ADSC\	64	vcc	100	DCQBB	198	0.083
29	MODE	65	DQ18	101	VSS	137	DQ57
30	CLK	88	DC#23	102	VSS	139	DQ82
31	VSS	67	DQ17	103	RRJ	139	DQSB
322	VSS	88	DC222	104	DQP5	140	DQ81
333	E1\	89	DQ1B	105	vcc	141	DQ59
34	DQP0	70	DC#21	108	vcc	142	DQ <b>B</b> 0
35	voc	71	DQ19	107	DC40	143	VSS
28	vcc	72	0020	108	DC47	144	VSS



#### **FUNCTIONAL BLOCK DIAGRAM**





## **PIN DESCRIPTIONS**

DIMM Pins	Symbol	Туре	Description
3, 6, 7, 10, 11, 1	4, A0-A15	Input	Addresses: These inputs are registered and must meet the setup and hold
15, 18, 19, 20, 1	7,	Synchronous	times around the rising edge of CLK. The burst counter generates internal
16, 13, 12, 9, 8,	3		addresses associated with A0 and A1, during burst and wait cycle.
25	GW\	Input	Global Write: This active LOW input allows a full 72-bit WRITE to occur
		Synchronous	independent of the BWE\ and BWx\ lines and must meet the setup and hold
			times around the rising edge of CLK.
30	CLK	Input	Clock: This signal registers the addresses, data, chip enables, write control
		Synchronous	and burst control inputs on its rising edge. All synchronous inputs must
			meet setup and hold times around the clock's rising edge.
33,61	E1 E2\	Input	Bank Enables: These active LOW inputs are used to enable each
		Synchronous	individual bank and to gate ADSP\.
23	G\	Input	Output Enable: This active LOW asynchronous input enables the data output
			drivers.
26	ADV	Input	Address Status Processor: This active LOW input is used to control the
		Synchronous	internal burst counter. A HIGH on this pin generates wait cycle (no address
			advance).
27	ADSP\	Input	Address Status Processor: This active LOW input, along with EL\ and EH\
	Synchronous	·	being LOW, causes a new external address to be registered and a READ
	•		cycle is initiated using the new address.
28	ADSC\	Input	Address Status Controller: This active LOW input causes device to be de-
	Synchronous		selected or selected along with new external address to be registered. A
	•		READ or WRITE cycle is initiated depending upon write control inputs.
29	MODE	Input Static	Mode: This input selects the burst sequence. A LOW on this pin selects
		•	LINEAR BURST. A NC or HIGH on this pin selects INTERLEAVED
			BURST.
47,75	ZZ1,ZZ2,	Input	Snooze: These active HIGH inputs put the individual banks in low power
		Asynchronous	consumption standby mode. For normal operation, this input
		-	has to be either LOW or NC (no connect).
Various	DQ0-63	Input/Output	Data Inputs/Outputs: First byte is DQ0-7, second byte is DQ8-15, third byte is
			DQ16-23, fourth byte is DQ24-31, fifth byte is DQ32-39, sixth byte is
			DQ40-47, seventh byte is DQ48-55 and the eight byte is DQ56-64.
34, 48, 62, 76,	DQP0-7	Input/Output	Parity Inputs/Outputs: DQP0 is parity bit for DQ0-7. DQP1 is parity bit for DQ8-15.
90, 104, 118,132			DQP2 is parity bit for DQ16-23. DQP3 is parity bit for DQ24-31. DQP4\is
70, 104, 110,132			parity bit for DQ32-39. DQP5 is parity bit for DQ40-47. DQP6\is parity bit for
			DQ48-55. DQP7 is parity bit for DQ56-64 and DQP7. In order to use the device
			configured as a 128K x 64, the parity bits need to be tied to Vss through a 10K



# WHITE ELECTRONIC DESIGNS

ohm resistor.

Various	Vcc	Supply	Core power supply: +3.3V -5%/+10%
Various	Vss	Ground	Ground



#### **SYNCHRONOUS BURST-TRUTH TABLE**

	1\	E2\		ADSC\			G١		DQ	Addr. Used
Deselected Cycle, Power Down; Bank 1		Χ	Χ	L	Χ	Χ	Χ	L-H	High-Z	None
Deselected Cycle, Power Down; Bank 2	X	Н	Χ	L	Χ	Χ	Χ	L-H	High-Z	None
Read Cycle, Begin Burst; Bank 1	L	Н	L	Χ	Χ	Χ	L	L-H	Q	External
Read Cycle, Begin Burst; Bank 1	L	Н	L	Χ	Χ	Χ	Н	L-H	High-Z	External
	H	L	L	Χ	Χ	Χ	L	L-H	Q	External
Read Cycle, Begin Burst; Bank 2	Н	L	L	Χ	Χ	Χ	Н	L-H	High-Z	External
Write Cycle, Begin Burst; Bank 1	L	Н	Н	L	Χ	L	Χ	L-H	D	External
Write Cycle, Begin Burst; Bank 2	Н	L	Н	L	Χ	L	Χ	L-H	D	External
Read Cycle, Begin Burst; Bank 1	L	Н	Н	L	Χ	Н	L	L-H	Q	External
Read Cycle, Begin Burst; Bank 1	L	Н	Н	L	Χ	Н	Н	L-H	High-Z	External
Read Cycle, Begin Burst; Bank 2	Н	L	Н	L	Χ	Н	L	L-H	Q	External
rtoda o joio j Bogiii Barot, Barit E	Н	L	Н	L	Χ	Н	Н	L-H	High-Z	External
	Χ	Н	Χ	Н	L	Н	L	L-H	Q	Next
Read Cycle, Continue Burst; Bank 1	Χ	Н	Χ	Н	L	Н	Н	L-H	High-Z	Next
Read Cycle, Continue Burst; Bank 2	Н	Χ	Χ	Н	L	Н	L	L-H	Q	Next
Read Cycle, Continue Burst; Bank 2	Н	Χ	Χ	Н	L	Н	Н	L-H	High-Z	Next
Read Cycle, Continue Burst; Bank 1	Н	Н	Χ	Н	L	Н	L	L-H	Q	Next
Read Cycle, Continue Burst; Bank 1	Н	Н	Χ	Н	L	Н	Н	L-H	High-Z	Next
Read Cycle, Continue Burst; Bank 2	Н	Н	Χ	Н	L	Н	L	L-H	Q	Next
Read Cycle, Continue Burst; Bank 2	Н	Н	Χ	Н	L	Н	Н	L-H	High-Z	Next
Write Cycle, Continue Burst; Bank 1	Χ	Н	Н	Н	L	L	Χ	L-H	D	Next
Write Cycle, Continue Burst; Bank 1	Н	Н	Χ	Н	L	L	Χ	L-H	D	Next
Write Cycle, Continue Burst; Bank 2	Н	Χ	Н	Н	L	L	Χ	L-H	D	Next
Write Cycle, Continue Burst; Bank 2	Н	Н	Χ	Н	L	L	Χ	L-H	D	Next
Read Cycle, Suspend Burst; Bank 1	Χ	Н	Н	Н	Н	Н	L	L-H	Q	Current
Read Cycle, Suspend Burst; Bank 1	Χ	Н	Н	Н	Н	Н	Н	L-H	High-Z	Current
Read Cycle, Suspend Burst; Bank 2	Н	Χ	Н	Н	Н	Н	L	L-H	Q	Current
	Н	Χ	Н	Н	Н	Н	Н	L-H	High-Z	Current
	Н	Н	Χ	Н	Н	Н	L	L-H	Q	Current
	Н	Н	Χ	Н	Н	Н	Н	L-H	High-Z	Current
	Н	Н	Х	Н	Н	Н	L	L-H	Q	Current
	Н	Н	Х	Н	Н	Н	Н	L-H	High-Z	Current
<i>J</i> • 1 · · ·	Χ	Н	Н	Н	Н	L	Χ	L-H	D	Current
	Н	Н	Х	Н	Н	L	Χ	L-H	D	Current
	Н	Χ	Н	Н	Н	L	Χ	L-H	D	Current
	Н	Н	Х	Н	Н	ı	Χ	L-H	D	Current



#### **SYNCHRONOUS ONLY-TRUTH TABLE**

Operation	E1\	E2\	GW\	G\	ZZ	CLK	DQ
Synchronous Write-Bank 1	L	Н	L	Н	L	<b>^</b>	High-Z
Synchronous Read-Bank 1	L	Н	Н	L	L	<b>^</b>	
Synchronous Write-Bank 2	Н	L	L	Н	L	<b>A</b>	High-Z
Synchronous Read-Bank 2	Н	L	Н	L	L	<b>A</b>	
Synchronous Write-Bank 3	Н	Н	L	Н	L	<b>A</b>	High-Z
Synchronous Read-Bank 3	Н	Н	Н	L	L	<b>A</b>	
Synchronous Write-Bank 4	Н	Н	L	Н	L	<b>*</b>	High-Z
Synchronous Read-Bank 4	Н	Н	Н	L	L	<b>^</b>	
Snooze Mode	Χ	Χ	Χ	Χ	Н	Χ	High-Z

#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Relative to Vss	-0.5V to +4.6V
Vin	-0.5V to Vcc +0.5V
Storage Temperature	-55°C to +125°C
Operating Temperature (Commercial	) 0°C to +70°C
Operating Temperature (Industrial)	-40°C to +85°C
Short Circuit Output Current	10 mA

"Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in operational sections of this specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **RECOMMENDED DC OPERATING CONDITIONS**

Parameter	Sym	Min	Тур	Max	Units
Supply Voltage	VCC	3.14	3.3	3.6	V
Supply Voltage	VSS	0.0	0.0	0.0	V
InputHigh	VIH	1.1	3.0	VCC+0.3	V
InputLow	VIL	-0.3	0.0	0.3	V
InputLeakage	ILi	-2	1	2	μΑ
Output Leakage	ILo	-2	1	2	μA

#### DC ELECTRICAL CHARACTERISTICS - READ CYCLE

						N	lax
Description	SYM	Typ	8.5	9	10	12	Units
Power Supply Current	Icc1	1.55	2.2	2.1	2.1	2.0	Α
Power Supply Current	Icc	750	1.5	1.5	1.0	1.0	Α
Device Selected, No Operation							
Snooze Mode	IccZZ	150	220	210	200	200	mA
CMOS Standby	Icc3	400	700	700	625	600	mA
Clock Running-Deselect	IccK	600	1.0	1.0	.75	.75	Α

## AC TEST CONDITIONS

Vss to 3.0V
1.25V




Fig. 1 Output Load Equivalent



## BURST ADDRESS TABLE (MODE=NC/VCC)

## BURST ADDRESS TABLE (MODE=GND)


	First Address (external)	Second Address (internal)	Third Address (internal)	Fourth Address (internal)	_
	AA00	AA01	AA10	AA11	
	AA01	AA00	AA11	AA10	
	AA10	AA11	AA00	AA01	
Γ	A.A11	AA10	AA01	AA00	•

First Address (external)	Second Address (internal)	Third Address (internal)	Fourth Address (internal)
AA00	AA01	AA10	AA11
AA01	AA10	AA11	AA00
AA10	AA11	AA00	AA01
AA11	AA00	AA01	AA10


#### **READ CYCLE TIMING PARAMETERS**

		8.5	ins	91	ns	10	ns	12	ns	
Description	Sym	Min	Max	Min	Max	Min	Max	Min	Max	Units
Clock Cycle Time	tKhKh	*	*	10		12		15		ns
Clock High Time	tKHKL	*	*	5		5		5		ns
Clock Low Time	tKLKH	*	*	5		5		5		ns
Clock to Output Valid	tKHQV	*	*		9		10		12	ns
Clock to Output Invalid	tKHQX1	*	*	3		3		3		ns
Clock to Output Low-Z	tKHQX	*	*	2		2		2		ns
Output Enable to Output Valid	tGLQV	*	*		4		4		5	ns
Output Enable to Output Low-Z	tGLQX	*	*	0		0		0		ns
Output Enable to Output High-Z	tGHQZ	*	*		4		4		5	ns
Address Setup	tavkh	*	*	2.5		2.5		2.5		ns
Bank Enable Setup	tEVKH	*	*	2.5		2.5		2.5		ns
Address Hold	tKHAX	*	*	1.0		1.0		1.0		ns
Bank Enable Hold	tKHEX	*	*	1.0		1.0		1.0		ns

\*TBD









#### WRITE CYCLE TIMING PARAMETERS


		2.8	īns	91	15	10	ns	12	ns	
Description	Sym	Min	Max	Min	Max	Min	Max	Min	Max	Units
Clock Cycle Time	tKHKH			10		12		15		ns
Clock High Time	tKHKL			4		4		5		ns
Clock Low Time	tKLKH			4		4		5		ns
Address Setup	tAVKH			2.5		2.5		2.5		ns
Address Hold	tKHAX			1.0		1.0		1.0		ns
Bank Enable Setup	tEVKH			2.5		2.5		2.5		ns
Bank Enable Hold	tKHEX			1.0		1.0		1.0		ns
Global Write Enable Setup	tWVKH			2.5		2.5		2.5		ns
Global Write Enable Hold	tKHWX			1.0		1.0		1.0		ns
Data Setup	tDVKH			2.5		2.5		2.5		ns
Data Hold	tKHDX			1.0		1.0		1.0		ns
















# **Ordering Information**

PartNumber	Organization	Voltage	Speed (ns)	Package
EDI2CG27264V85D1*	2x64Kx72	3.3	8.5	144 Small Outline DIMM
EDI2CG27264V9D1*	2x64Kx72	3.3	9	144 Small Outline DIMM
EDI2CG27264V10D1	2x64Kx72	3.3	10	144 Small Outline DIMM
EDI2CG27264V12D1	2x64Kx72	3.3	12	144 Small Outline DIMM

\*Consult Factory for Availability