

Features

1024Kx32 bit CMOS Static

Random Access Memory

- Access Times: 15, 17, 20, 25, and 35ns
- Individual Byte Selects
- Fully Static, No Clocks
- TTL Compatible I/O

High Density Package

- 72 Pin ZIP, No. 175
- 72 lead SIMM, No. 176 (Angle)
- 72 lead SIMM, No. 356 (Straight)
- Common Data Inputs and Outputs

Single +5V ($\pm 10\%$) Supply Operation

1024Kx32 Static RAM

CMOS, High Speed Module

The ED18F321024C is a high speed 32 megabit Static RAM module organized as 1024K words by 32 bits. This module is constructed from eight 1024Kx4 Static RAMs in SOJ packages on an epoxy laminate (FR4) board.


Four chip enables ($\overline{E0}$ - $\overline{E3}$) are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.

The ED18F321024C is offered in 72 pin ZIP and 72 lead SIMM packages, which enable 32 megabits of memory to be placed in less than 1.3 square inches of board space.

All inputs and outputs are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refreshing for operation and provides equal access and cycle times for ease of use.

Pins PD1- PD4, are used to identify module memory density in applications where alternate modules can be interchanged.


Pin Configurations and Block Diagram



PD1 & PD3 = VSS
PD2 & PD4 = Open

Pin Names

A0-A19	Address Inputs
$\overline{E0}$ - $\overline{E3}$	Chip Enables
$\overline{W}$	Write Enable
$\overline{G}$	Output Enable
DQ0-DQ31	Common Data Input/Output
VCC	Power (+5V $\pm 10\%$)
VSS	Ground
NC	No Connection



Absolute Maximum Ratings*

Voltage on any pin relative to VSS	-0.5V to 7.0V
Operating Temperature TA (Ambient)	
Commercial.	0°C to +70°C
Industrial	-40°C to +85°C
Storage Temperature, Plastic	-55°C to +125°C
Power Dissipation	7.0 Watts
Output Current.	20 mA

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions

Parameter	Sym	Min	Typ	Max	Units
Supply Voltage	VCC	4.5	5.0	5.5	V
Supply Voltage	VSS	0	0	0	V
Input High Voltage	VIH	2.2	--	6.0	V
Input Low Voltage	VIL	-0.3	--	0.8	V

AC Test Conditions

Input Pulse Levels	VSS to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load	1TTL, CL = 30pF

(note: For TEHQZ, TGHQZ and TWLQZ, CL = 5pF)

DC Electrical Characteristics

Parameter	Sym	Conditions	Min	Typ	Max	Units
Operating Power Supply Current	ICC1	W, $\bar{E}$ = VIL, I/O = 0mA, Min Cycle			1880	mA
Standby (TTL) Power Supply Current	ICC2	$\bar{E} \geq$ VIH, VIN $\leq$ VIL or VIN $\geq$ VIH			480	mA
Full Standby Power Supply Current	ICC3	$\bar{E} \geq$ VCC-0.2V			80	mA
CMOS		VIN $\geq$ VCC-0.2V or VIN $\leq$ 0.2V				
Input Leakage Current	ILI	VIN = 0V to VCC	--	--	$\pm$ 80	μ A
Output Leakage Current	ILO	V I/O = 0V to VCC	--	--	$\pm$ 20	μ A
Output High Voltage	VOH	IOH = -4.0mA	2.4	--	--	V
Output Low Voltage	VOL	IOL = 8.0mA	--	--	0.4	V

*Typical: TA = 25°C, VCC = 5.0V

Truth Table

$\bar{E}$	$\bar{W}$	$\bar{G}$	Mode	Output	Power
H	X	X	Standby	HIGH Z	ICC2/ICC3
L	H	L	Read	DOUT	ICC1
L	L	X	Write	DIN	ICC1
			Output		
L	H	H	Deselect	HIGH Z	ICC1

Capacitance

(f=1.0MHz, VIN=VCC or VSS)

Parameter	Sym	Max	Unit
Address Lines	CI	60	pF
Data Lines	CD/Q	20	pF
Chip Enable Line	CC	20	pF
Write Line	CN	60	pF


These parameters are sampled, not 100% tested.

AC Characteristics Read Cycle


Parameter	Symbol		15ns		17ns		20ns		25ns		35ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	TAVAV	TRC	15		17		20		25		35		ns
Address Access Time	TAVQV	TAA		15		17		20		25		35	ns
Chip Enable Access	TELQV	TACS		15		17		20		25		35	ns
Chip Enable to Output in Low Z (1)	TELQX	TCLZ	3		3		3		3		3		ns
Chip Disable to Output in High Z (1)	TEHQZ	TCHZ		7		7		10		12		15	ns
Output Hold from Address Change	TAVQX	TOH		3		3		3		3		3	ns
Output Enable to Output Valid	TGLQV	TOE		7		8		8		10		12	ns
Output Enable to Output in Low Z (1)	TGLQX	TOLZ	0		0		0		0		0		ns
Output Disable to Output in High Z(1)	TGHQZ	TOHZ		7		7		8		10		12	ns

Note 1: Parameter guaranteed, but not tested.

Read Cycle 1 - W High, G, E Low



Read Cycle 2 - W High




AC Characteristics Write Cycle


Parameter	Symbol		15ns		17ns		20ns		25ns		35ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	TAVAV	TWC	15		17		20		25		35		ns
Chip Enable to End of Write	TELWH	TCW	10		15		15		20		25		ns
	TWLEH	TCW	10		15		15		20		25		ns
Address Setup Time	TAVWL	TAS	0		0		0		0		0		ns
	TAVEL	TAS	0		0		0		0		0		ns
Address Valid to End of Write	TAVWH	TAW	10		15		15		20		25		ns
	TAVEH	TAW	10		15		15		20		25		ns
Write Pulse Width	TWLWH	TWP	12		12		15		20		25		ns
	TELEH	TWP	12		12		15		20		25		ns
Write Recovery Time	TWHAX	TWR	0		0		0		0		0		ns
	TEHAX	TWR	0		0		0		0		0		ns
Data Hold Time	TWHDX	TDH	3		3		3		0		0		ns
	TEHDX	TDH	3		3		3		0		0		ns
Write to Output in High Z (1)	TWLQZ	TWHZ	0	7	0	8	0	8	0	12	0	15	ns
Data to Write Time	TDVWH	TDW	7		10		12		15		20		ns
	TDVEH	TDW	7		10		12		15		20		ns
Output Active from End of Write (1)	TWHQX	TWLZ	3		3		3		3		3		ns

Note 1: Parameter guaranteed, but not tested.

Write Cycle 1 - $\bar{W}$ Controlled



Write Cycle 2 - $\bar{E}$ Controlled



Ordering Information


Part Number	Speed (ns)	Package No.
EDI8F321024C15MNC	15	176
EDI8F321024C17MNC	17	176
EDI8F321024C20MNC	20	176
EDI8F321024C25MNC	25	176
EDI8F321024C35MNC	35	176
EDI8G321024C15MNC	15	176
EDI8G321024C17MNC	17	176
EDI8G321024C20MNC	20	176
EDI8G321024C25MNC	25	176
EDI8G321024C35MNC	35	176

Note: To order gold SIMM option refer to "EDI8G321024CXXMNC"; to order tin plated contacts option refer to "EDI8F321024CXXMNC".


Part Number	Speed (ns)	Package No.
EDI8F321024C17MNC	17	175
EDI8F321024C20MNC	20	175
EDI8F321024C25MNC	25	175
EDI8F321024C35MNC	35	175
EDI8F321024C15MNC	15	175
EDI8F321024C17MMC	17	356
EDI8F321024C20MMC	20	356
EDI8F321024C25MMC	25	356
EDI8F321024C35MMC	35	356
EDI8G321024C15MMC	15	356
EDI8G321024C17MMC	17	356
EDI8G321024C20MMC	20	356
EDI8G321024C25MMC	25	356
EDI8G321024C35MMC	35	356

Package Descriptions


Package No.175 72 Pin ZIP



Package No. 176 72 Lead Angled SIMM



Package No. 356 72 Pin SIMM



Electronic Designs Incorporated

• One Research Drive • Westborough, MA 01581 USA • 508-366-5151 • FAX 508-836-4850 •

<http://www.electronic-designs.com>

Electronic Designs Inc. reserves the right to change specifications without notice. CAGE No. 66301