

Features

64Kx24 bit CMOS Static

Random Access Memory

- Access Times 15, 20, and 25ns
- Output Enable Function
- Fully Static, No Clocks
- TTL Compatible I/O

High Density Packaging

- 56 Pin ZIP, No.160
- Common Data Inputs and Outputs

Single +5V ($\pm 10\%$) Supply Operation


64Kx24 Static RAM

CMOS, High Speed Module

The ED18F2464C is a high speed 1.5 megabit Static RAM module organized as 64Kx24. This module is constructed from six 64Kx4 Static RAMs in SOJ packages on an epoxy laminate (FR4) board.


The ED18F2464C is offered in a high density 56 lead ZIP. All inputs and outputs are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation and providing equal access and cycle times for ease of use.

Pin Configurations and Block Diagram



Pin Names

A0-A15	Address Inputs
$\bar{E}$	Chip Enable
$\bar{W}$	Write Enable
$\bar{G}$	Output Enable
DQ0-DQ23	Common Data Input/Output
VCC	Power (+5V $\pm 10\%$)
VSS	Ground
NC	No Connection



Electronic Designs Incorporated

• One Research Drive • Westborough, MA 01581 USA • 508-366-5151 • FAX 508-836-4850 •
Electronic Designs Europe Ltd. • Shelley House, The Avenue • Lightwater, Surrey GU18 5RF
 United Kingdom • 01276 472637 • FAX: 01276 473748

Absolute Maximum Ratings*

Voltage on any pin relative to VSS	-0.5V to 7.0V
Operating Temperature TA (Ambient)	
Commercial	0°C to +70°C
Industrial	-40°C to +85°C
Storage Temperature	
Plastic	-55°C to +125°C
Power Dissipation	5.0 Watt
Output Current	20 mA

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions

Parameter	Sym	Min	Typ	Max	Units
Supply Voltage	VCC	4.5	5.0	5.5	V
Supply Voltage	VSS	0	0	0	V
Input High Voltage	VIH	2.2	--	6.0	V
Input Low Voltage	VIL	-0.3	--	0.8	V

AC Test Conditions

Input Pulse Levels	VSS to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load	1TTL, CL = 30pF

(note: For TEHQZ,TGHQZ and TWLQZ, CL = 5pF)

DC Electrical Characteristics

Parameter	Sym	Conditions	Min	Typ*	Max	Units
Operating Power	ICC1	$\bar{G}, \bar{W}, \bar{E} = V_{IL}, I/O = 0mA,$ Min Cycle	--	685	900	mA
Standby (TTL) Power	ICC2	$\bar{E} \cdot V_{IH}, V_{IN} - V_{IL}$ $V_{IN} \cdot V_{IH}$	--	150	210	mA
Full Standby Power	ICC3	$\bar{E} \cdot V_{CC}-0.2V$ $V_{IN} \cdot V_{CC}-0.2V$ or $V_{IN} - 0.2V$	--	110	150	mA
Supply Current CMOS						
Input Leakage Current	ILI	$V_{IN} = 0V$ to V_{CC}	--	--	±10	µA
Output Leakage Current	ILO	$V_{I/O} = 0V$ to V_{CC}	--	--	±10	µA
Output High Voltage	VOH	$I_{OH} = -4.0mA$	2.4	--	--	V
Output Low Voltage	VOL	$I_{OL} = 8.0mA$	--	--	0.4	V

*Typical: TA = 25°C, VCC = 5.0V

Truth Table

G	E	W	Mode	Output	Power
X	H	X	Standby	High Z	ICC2, ICC3
H	L	H	Output Deselect	High Z	ICC1
L	L	H	Read	DOUT	ICC1
X	L	L	Write	DIN	ICC1

Capacitance

(f=1.0MHz, VIN=VCC or VSS)

Parameter	Sym	Max	Unit
Address Lines	CI	50	pF
Data Lines	CD/Q	20	pF
Control Lines	CC	50	pF


These parameters are sampled, not 100% tested.

AC Characteristics Read Cycle


Parameter	Symbol		15ns		20ns		25ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	
Read Cycle Time	TAVAV	TRC	15		20		25		ns
Address Access Time	TAVQV	TAA		15		20		25	ns
Chip Enable Access Time	TELQV	TACS		15		20		25	ns
Chip Enable to Output in Low Z (1)	TELQX	TCLZ	3		3		3		ns
Chip Disable to Output in High Z (1)	TEHQZ	TCHZ	0	10	0	12	0	13	ns
Output Hold from Address Change	TAVQX	TOH	3		3		3		ns
Output Enable to Output Valid	TGLQV	TOE		10		12		15	ns
Output Enable to Output in Low Z (1)	TGLQX	TOLZ	0		0		0		ns
Output Disable to Output in High Z(1)	TGHQZ	TOHZ	0	10	0	12	0	13	ns

Note 1: Parameter guaranteed, but not tested.

Read Cycle 1 - $\overline{W}$ High, $\overline{G}$, $\overline{E}$ Low



Read Cycle - 2 $\overline{W}$ High




AC Characteristics Write Cycle


Parameter	Symbol		15ns		20ns		25ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	
Write Cycle Time	TAVAV	TWC	15		20		25		ns
Chip Enable to	TELWH	TCW	10		13		20		ns
End of Write	TELEH	TCW	10		13		20		ns
Address Setup Time	TAVWL	TAS	0		3		5		ns
	TAVEL	TAS	0		3		5		ns
Address Valid to	TAVWH	TAW	10		13		20		ns
	TAVEH	TAW	10		13		20		ns
Write Pulse Width	TWLWH	TWP	10		13		20		ns
	TWLEH	TWP	10		13		20		ns
Write Recovery Time	TWHAX	TWR	3		4		5		ns
	TEHAX	TWR	3		4		5		ns
Data Hold Time	TWHDX	TDH	5		5		5		ns
	TEHDX	TDH	5		5		5		ns
Write to Output in High Z (1)	TWLQZ	TWHZ	0	13	0	15	0	15	ns
	TDVWH	TDW	10		13		15		ns
Data to Write Time	TDVEH	TDW	10		13		15		ns
Output Active from End of Write (1)	TWHQX	TWLZ	3		3		3		ns

Note 1: Parameter guaranteed, but not tested.

Write Cycle 1 - $\overline{W}$ Controlled



Write Cycle 2 - $\bar{E}$ Controlled




Ordering Information

Part Number	Speed (ns)	Package No.
ED18F2464C15MZC	15	160
ED18F2464C20MZC	20	160
ED18F2464C25MZC	25	160

Package Description

Package No.160 56 Pin ZIP Module



Electronic Designs Incorporated

• One Research Drive • Westborough, MA 01581USA • 508-366-5151 • FAX 508-836-4850 •

Electronic Designs Europe Ltd. • Shelley House, The Avenue • Lightwater, Surrey GU18 5RF
United Kingdom • 01276 472637 • FAX: 01276 473748

Electronic Designs Inc. reserves the right to change specifications without notice. CAGE No. 66301