

Description

The ETC691/ETC693 micro-processor supervisory circuits are multifunction circuits which monitor battery control functions and power supplies in microprocessor based systems. The circuit functions include a watchdog timer, microprocessor reset, back-up battery switchover, CMOS RAM write protection, and power failure warning.

The supply is monitored with a comparator and an internal reference. RESET will remain logic low with VCC as low as 1.4V and will remain low for 200ms after VCC rises above the reset threshold voltage. Battery-backup mode is activated when VCC falls below both the reset threshold and VBATT. VCC is connected to VOUT through a low impedance PMOS switch and is capable of output currents up to 250mA.

The ETC691 has a 4.65V reset threshold, while the ETC693 has a lower reset threshold of 4.4V.


Typical Applications

- Automotive Systems
- Intelligent Instruments
- Critical Microprocessor Power Monitoring
- Battery Powered Computers
- Controllers

Ordering Information

Part	<u>Package</u>	Temp. Range
ETC691NC	16-Lead PDIP	0°C to +70°C
ETC691MC	16-Lead SOIC	0°C to +70°C
ETC691D	Tested Die	0°C to +70°C
ETC693NC	16-Lead PDIP	0°C to +70°C
ETC693MC	16-Lead SOIC	0°C to +70°C
ETC693D	Tested Die	0°C to +70°C

Pin Configuration




ETC691N - 16 Lead Plastic DIP Package ETC691M - 16 Lead Plastic SOIC Package

Features

- Power OK/Reset Time Delay, 200ms
- Watchdog Timer, 100ms, 1.6s or Adj.
- 4.65V or 4.40V Precision
 Voltage Monitor
- VOUT Capable of Sourcing up to 250mA
- Available in 16-pin Surface Mount (SO)
- <1µA Standby Current</p>
- Early Power Fail Warning or Low Battery Detect

Typical Operating Circuit



Absolute Maximum Ratings

Terminal Voltage	
VCC, VBATT	
All Other Inputs	-0.3V to (VOUT + 0.3V)
Input Current	
Vcc	
VBATT, Gnd, All Other Inputs	25mA

Operating Temperature Range	
ETC69 NC, ETC69 MC, ETC69 D	0°C to 70°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering - 10 sec.)	300°C
Power Dissipation	700mW
•	

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. Operating ranges define those limits between which the functionality of the device is guaranteed.

Electrical Characteristics

VCC = 4.75V to 5.5V, VBATT = 2.8V, TA = Operating Temperature Range, unless otherwise noted.

Parameter	Conditions	Min	Тур	Max	Units
Battery Backup Switching					
Operating Voltage Range, VCC & VBATT (see note 1)		0		5.5	V
Supply Current (Excludes IOUT)	V _{CC} > V _{BATT} - 1.0V		35	100	μА
Supply Current, Battery-Backup Mode	V _{BATT} = 2.8V, T _A = 25°C T _A = Operating Temp. Range		0.001	1 5	μА
Battery Standby Current	VCC ≥ VBATT + 0.2V, TA = 25°C TA = Operating Temp. Range	-0.1 -1.0		0.02 0.02	μА
VOUT Output Voltage	V _{CC} = 4.5V, I _{OUT} = 25mA V _{CC} = 4.5V, I _{OUT} = 250mA		VCC - 0.025 VCC - 0.25		V
VOUT, Battery-Backup Mode	VCC < VBATT - 0.2V, IOUT = 20mA	VBATT - 0.3			V
VCC to VOUT On Resistance	VCC = 4.5V		0.70	1.2	Ω
VBATT to VOUT on Resistance	V _{BATT} = 4.5V V _{BATT} = 2.8V			15 25	Ω
Battery Switchover Threshold	Threshold Power Up Power Down		VBATT + 0.03 VBATT - 0.03		V
Battery Switchover Hysteresis			60		mV
BATT ON Output Low Voltage	Voltage ISINK=3.2mA			0.4	V
BATT ON Output Short-Circuit Current	Sink Current Source Current	1	60 15	100	mA μA

Electrical Characteristics

 V_{CC} = 4.75V to 5.5V, V_{BATT} = 2.8V, T_A = Operating Temperature Range, unless otherwise noted.

Parameter Conditions		Min	Тур	Max	Units
Reset and Watchdog Timer					
Reset Voltage Threshold ETC691 ETC693		4.50 4.25	4.65 4.4	4.75 4.5	V
Reset Threshold Hysteresis			25		mV
Reset Active Timeout Period, Internal Oscillator	Power Up	140	200	320	ms
Reset Active Timeout Period, External Clock	Power Up		2048		clock cycles
VCC-to-RESET Delay	Power Down		80		μs
LOW LINE-to-RESET Delay	Power Down		50		ns
RESET Output Voltage VCC = 5V, ISource = 1.6mA ISink = 3.2mA, VCC = 4.25V ISink = 50 μA, VCC = 1.4V		3.5		0.4 0.4	V V
RESET Output Voltage	ISink = 3.2mA			0.4	V
RESET Output Short-Circuit Current	Source Current		7	20	mA
Watchdog Timeout Period, Internal Oscillator	Long Period Short Period	1000 70	1600 100	2600 160	ms
Watchdog Timeout Period, External Clock	Long Period Short Period		4064 992		clock cycles
LOW LINE Output Voltage	VCC = 4.25V, ISink = 3.2mA VCC = 5V, ISource = 1µA	3.5		0.4	V
LOW LINE Output Short-Circuit Current	Source Current	1	15	100	μА
WDO Output Voltage	ISink = 3.2mA VCC = 5V, ISource = 500μA			0.4	V
WDO Output Short-Circuit Current	Source Current		3	10	mA
WDI Minimum Input Pulse	VIL = 0.8V, VIH = 75% of VCC	100			ns
WDI Threshold Voltage	VIH VIL	0.75 X VCC		0.7	V
WDI Input Current WDI = 0V WDI = VOUT		-50	-10 20	50	μА

Electrical Characteristics

 V_{CC} = 4.75V to 5.5V, V_{BATT} = 2.8V, T_A = Operating Temperature Range, unless otherwise noted.


arameter Conditions		Min	Тур	Max	Units
Power Fail Detector					
PFI Input Threshold	V _{CC} = 5V	1.2	1.25	1.3	V
PFI Leakage Current		-25	0.01	+25	nA
PFO Output Voltage	I _{Sink} = 3.2mA V _{CC} = 5V, I _{Source} = 1μA	3.5		0.4	\ \
PFO Output Short-Circuit Current	Source Current	1	15	100	μА
PFI Comparator Response Time	V _{IN} = -20mV, V _{OD} = 15mV V _{IN} = 20mV, V _{OD} = 15mV		5 30		μs
Chip Enable Gating					
CE IN Leakage Current	Disabled Mode		±0.001	±1	μА
CE OUT Output Voltage	VCC = 0V, VBATT = 2.8V, ISource = 1μA VCC = 5V, ISource = 100μA	2.7 3.5			٧
CE IN to CE OUT On Resistance	VCC = 4.75V for ETC691 VCC = 4.50V for ETC693		75	150	Ω
CE OUT Output Short-Circuit Current	CE OUT = 0V, Disabled Mode	0.1	0.75	2.0	mA
CE Propagation Delay	50Ω Source, C _{Load} = 50pF		2	10	ns
Internal Oscillator					
OSC IN Leakage Current	OSC SEL = 0V		0.1	±5	μΑ
OSC IN Input Pullup Current	OSC SEL = V _{OUT} , OSC IN = 0V		10	100	μА
OSC SEL Input Pullup Current	OSC SEL = 0V		10	100	μА
OSC IN Frequency Range	OSC SEL = 0V		30		kHz
OSC IN Frequency with External Capacitor	OSC SEL = 0V, COSC = 47pF		1.4		kHz
OSC IN Threshold VIH		V _{OUT} - 0.4	V _{OUT} - 0.6		٧
OSC IN Threshold V _{IL}			3.65	2.0	٧

Note 1: VCC or VBATT can go to 0V if the other is \geq 2V.

Pin Functions

- Pin 1: VBATT Backup battery/auxiliary power input. When V_{CC} falls below VBATT, auxiliary power is routed to V_{OUT} through a PMOS switch. VBATT pin should be connected to GND if backup battery or auxiliary power is not used.
- Pin 2: VouT Output for supply voltage. During normal operation (V_{CC} > V_{BATT}), V_{CC} is routed to V_{OUT} through a PMOS switch with a typical on-resistance of less than 1Ω. The V_{OUT} pin can source a continuous current of up to 250mA. When V_{CC} drops below V_{BATT}, auxiliary power is routed from the V_{BATT} pin to V_{OUT} through a PMOS switch with a typical on-resistance of less than 15Ω. The V_{OUT} pin can source a continuous current of up to 25mA when in battery backup mode (V_{CC} < V_{BATT}). V_{OUT} should be connected to V_{CC} if a backup battery is not used.
- Pin 3: VCC Primary supply input, +5V.
- Pin 4: GND IC ground pin.
- Pin 5: **BATT ON** Backup battery mode indicator. Logic low during normal operation (V_{CC} > V_{BATT}), goes high when V_{CC} drops below V_{BATT}. BATT ON output can typically sink 60mA. This output can also be used for high current applications which require the V_{OUT} pin to source more than 250mA by providing base drive to an external PNP transistor.
- Pin 6: **LOW LINE** Low V_{CC} indicator, goes low when V_{CC} drops below the reset threshold.
- Pin 7: **OSC IN** External oscillator input. When OSC SEL is driven low, an external clock or an external capacitor can be connected to OSC IN to set the watchdog and reset timeout periods (see Table 1). The internal oscillator is enabled when OSC SEL is driven high or left floating. When using the internal oscillator, the watchdog timeout period is set to 100ms by connecting the OSC IN pin to GND or to 1.6 seconds if the OSC IN pin is left floating. In either case, the watchdog timeout period following a reset is 1.6 seconds.
- Pin 8: OSC SEL Oscillator select input. An internal oscillator sets the watchdog timeout period and reset delay when OSC SEL is driven high or left floating. When OSC SEL is driven low, an external clock or capacitor on the OSC IN pin can be used to set the watchdog timeout period and reset delay.
- Pin 9: **PFI** Power fail input. Internally connected to the power fail comparator which is referenced to 1.25V. The power fail output (PFO) remains high if PFI is above 1.25V. PFI should be connected to GND or V_{OUT} if the power fail comparator is not used.
- Pin 10: PFO Power fail output. The power fail comparator is independent of all other functions on this device.
- Pin 11: **WDI** Watchdog input. Monitors μP activity, watchdog timer resets itself with each transition on the watchdog input. If the WDI pin is held high or low for longer than the watchdog timeout period, RESET and WDO are forced low. The watchdog function can be disabled by floating the WDI pin.
- Pin 12: **CE OUT** Chip enable output. CE OUT follows CE IN when RESET and RESET are not asserted. CE OUT is forced to V_{OUT} when RESET and RESET are asserted.
- Pin 13: **CE IN** Chip enable input. **CE IN** is the input for the chip enable gating circuit. Decoder outur or address line from μP can be used to generate **CE IN**. Connect to VOLIT or GND if chip enable gating circuit is not used.
- Pin 14: WDO Output for the watchdog timer. Watchdog timer resets itself with each transition on the watchdog input. If the WDI pin is held high or low for longer than the watchdog timeout period, RESET and WDO are forced low. The watchdog function can be disabled by floating the WDI pin.
- Pin 15: RESET Output for μP reset circuitry. RESET is asserted if either V_{CC} goes below the reset threshold or the watchdog times out. RESET remains asserted for one reset timeout period (see Table 1) after V_{CC} exceeds the reset threshold or after the watchdog times out.
- Pin 16: **RESET** Output for μP reset circuitry. RESET is active high with an open drain and is the inverse of RESET.

Block Diagram



Circuit Description

Battery Switchover Section

The ETC691/ETC693 monitors the supply voltage applied to the VCC pin. Whenever VCC falls below the reset threshold voltage and VBATT, the device enters battery-backup mode. When this happens, the auxiliary supply on VBATT is routed through a low impedence PMOS switch to the VOUT pin. The VOUT pin is capable of sourcing upto 25mA when in the backup mode. VCC is routed to VOUT through a large PMOS switch during normal operation (VCC > VBATT) and can source continuous currents of up to 250mA. VOUT can be used to drive CMOS RAM. The BATT ON pin can be used to indicate the status of battery backup mode or as the base drive for an external pass transistor when VOUT has to source more than 25mA in battery-backup mode. VCC is connected to VOUT and the substrate whenever VCC exceeds the reset threshold. If VBATT is connected to a voltage source that is greater than 0.6V above VCC, the parasitic diode of the VBATT switch will conduct from VBATT to the substrate.

Microprocessor Reset

The RESET and RESET pins are asserted whenever

VCC falls below the reset threshold voltage. The reset pins remain asserted for a period of 200ms after VCC has risen above the reset threshold voltage. The reset timeout period can also be selected by the end user (see Table 1). The reset function ensures the microprocessor is properly reset and powers up into a known condition after a power failure. RESET and RESET will remain valid with VCC as low as 1.4V and when auxiliary power is connected to VBATT (VBATT > 2.0V), the reset pins will remain valid with VCC from 0V to 5.5V.

Chip Enable Gating

The ETC691/ETC693 also include memory protection circuitry which inhibits the writing of memory during a power fail condition. During normal operation, chip enable transitions are gated through a series transmission gate from $\overline{\text{CE}}$ IN to $\overline{\text{CE}}$ OUT. The typical propagation delay through the chip enable gating circuitry is 2ns. $\overline{\text{CE}}$ OUT follows $\overline{\text{CE}}$ IN unless VCC drops below the reset voltage threshold, at which time $\overline{\text{CE}}$ OUT will remain high until VCC returns to a valid level. $\overline{\text{EEPROMs}}$ can be write protected in a similar manner by connecting the $\overline{\text{CE}}$ OUT pin to the store or write input.




Figure 1. Timing Diagram for Reset and Chip Enable

Circuit Description

Power Fail Warning

An additional comparator which is independent of other functions on the ETC691/ETC693 is provided for early warning of power failure. An external voltage divider can be used to compare unregulated DC to an internal 1.25V reference. The voltage divider ratio on the input of the power fail comparator (PFI) can be chosen so as to trip the power fail comparator a few milliseconds before VCC falls below the maximum reset threshold voltage. The output of the power fail comparator (PFO)




Figure 2. Power Fail Comparator

can be used to interrupt the microprocessor when used in this mode and execute shut-down procedures prior to power loss. Hysteresis can be added to this comparator with external resistors, as is commonly done with any comparator. When VCC < VBATT - 1.2V (typ.), the power-fail comparator is turned off and PFO is pulled low in order to conserve power.

Watchdog Timer

The microprocessor can be monitored by connecting the WDI pin (watchdog input) to a bus line or I/O line. If




Figure 3. Watchdog Timeout Period and Reset Active Time

a transition doesn't occur on the WDI pin within the watchdog timeout period (see Table 1), the microprocessor is reset. \overline{RESET} and RESET will remain asserted for 200ms when this occurs. A minimum pulse of 100ns or any transition low-to-high or high-to-low on the WDI pin will reset the watchdog timer. The output of the watchdog timer (\$\overline{WDO}\$) will remain high if WDI sees a valid transition within the watchdog timeout period. WDO is high and the watchdog timer is disabled when the WDI input is left floating, VCC is below the reset threshold or when in battery-backup mode.

Circuit Description

Table 1. Reset Pulse Width and Watchdog Time-out Selections

		Watchdog T	Reset	
OSC SEL	OSC SEL OSC IN		Immediately After Reset	Time-out Period
Low	External Clock Input	992 Clocks	4064 Clocks	2048 Clocks
Low	External Capacitor	600ms 47pF X C	2.4s 47pF X C	1.2s 47pF X C
Floating or High	Low	100ms	1.6 seconds	200ms
Floating or High	Floating or High	1.6 seconds	1.6 seconds	200ms

Circuit Description





Figure 4. Oscillator Configurations


Alternate Source Cross Reference Guide


	ETC Direct
Industry P/N	Replacement
MAX691ACPE	ETC691NC
MAX691ACSE	ETC691MC
MAX691AC/D	ETC691DC
ADM691AN	ETC691NC
ADM691AR	ETC691MC
LTC691CS	ETC691MC
LTC691CN	ETC691NC
MAX693ACPE	ETC693NC
MAX693ACSE	ETC693MC
MAX693AC/D	ETC693DC

Packaging Information


M Package, 16-Pin Small Outline








N Package, 16-Pin Plastic Dual-In-Line







- Electronic Technology

402 Campus Drive ◆ Huxley, IA 50124 ◆ Phone: (515) 597-7000 ◆ http://www.etechcorp.com

V100198 © 1998 This publication is to provide information only, and, unless specified to the contrary by the Company in writing, is not to form part of any order or contract. This information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Electronic Technology reserves the right to change the circuitry and specifications without notice at any time. No representation, implied or expressed, is made regarding the suitability of the products or services contained herein for intended use. All rights reserved. Withten the reserved in the reserve