

EM512W16

512Kx16 bit Ultra-Low Power Asynchronous Static RAM

Overview

The EM512W16 is an integrated memory device containing a low power 8 Mbit Static Random Access Memory organized as 524,288 words by 16 bits. The base design is the same as NanoAmp's standard low voltage version, EM512W16. The device is fabricated using NanoAmp's advanced CMOS process and high-speed/ultra low-power/ low-voltage circuit technology. The device pinout is compatible with other standard 512K x 16 SRAMs. The device is designed such that a creative user can improve system power and performance parameters through use of it's unique page mode operation.

FIGURE 1: Pin Configuration

	1	2	3	4	5	6
Α	LB	OE	A ₀	A ₁	A ₂	CE2
В	1/0 8	UB	A 3	A4	CE1	I/O 0
С	I/O ₉	I/O ₁₀	A ₅	A ₆	I/O ₁	1/0 2
D	Vss	I/O ₁₁	A ₁₇	Α7	I/O ₃	Vcc
Е	Vcc	I/O ₁₂	NC	A ₁₆	I/O 4	Vss
F	I/O ₁₄	I/O ₁₃	A ₁₄	A ₁₅	I/O 5	I/O ₆
G	I/O ₁₅	NC	A ₁₂	A ₁₃	WE	1/0 7
Н	A ₁₈	A ₈	A ₉	A ₁₀	A ₁₁	NC

48 Pin BGA (top)

Features

Extended Operating Voltage Range:

Vcc - 1.65 to 2.2 Volts

Extended Temperature Range:

-40 to +85 °C

Fast Cycle Time:

Random Access < 70 ns Page-Mode < 25 ns

Very Low Operating Current:

I_{CC} < 10.0 mA typical at 2V, 10 Mhz

Very Low Standby Current:


 $I_{SB} < 2 uA @ 55 °C$

- 16 Word Fast Page-Mode Operation
- 48-Pin BGA or Known Good Die available

TABLE 1: Pin Descriptions

Pin Name	Pin Function
A ₀ -A ₁₈	Address Inputs
WE	Write Enable Input
CE1, CE2	Chip Enable Inputs
ŌĒ	Output Enable Input
UB	Upper Byte Enable Input
LB	Lower Byte Enable Input
I/O ₀ -I/O ₁₅	Data Inputs/Outputs
V _{CC}	Power
V _{SS}	Ground
NC	Not Connected

FIGURE 1: Typical Operating Envelope (Serial R/W Mix)



Advance Information

FIGURE 3: Functional Block Diagram




TABLE 2: Functional Description

CE1	CE2	WE	ŌĒ	ŪB	LB	1/O ₀ - 1/O ₁₅ ¹	MODE	POWER
Н	Х	Х	Х	Х	Х	High Z	Standby ²	Standby
Х	L	Х	Х	Х	Х	High Z	Standby ²	Standby
Х	Х	Х	Х	Н	Н	High Z	Standby ²	Standby
L	Н	L	X ³	L ¹	L ¹	Data In	Write ³	Active
L	Н	Н	L	L ¹	L ¹	Data Out	Read	Active
L	Н	Н	Н	L ¹	L ¹	High Z	Active	Active

^{1.} When $\overline{\text{UB}}$ and $\overline{\text{LB}}$ are in select mode (low), I/O₀ - I/O₁₅ are affected as shown. When $\overline{\text{LB}}$ only is in the select mode only I/O₀ - IO₇ are affected as shown. When $\overline{\sf UB}$ is in the select mode only $1/{\sf O_8}$ - $1/{\sf O_{15}}$ are affected as shown. If both $\overline{\sf UB}$ and $\overline{\sf LB}$ are in the deselect mode (high), the chip is in a standby mode.

TABLE 3: Capacitance*

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C _{IN}	$V_{IN} = 0V, f = 1 \text{ MHz}, T_A = 25^{\circ}C$		8	pF
I/O Capacitance	C _{I/O}	$V_{IN} = 0V, f = 1 \text{ MHz}, T_A = 25^{\circ}C$		8	pF

Note: These parameters are verified in device characterization and are not 100% tested

^{2.} When the device is in standby mode, control inputs (WE, OE, UB, and LB), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.

^{3.} When $\overline{\text{WE}}$ is invoked, the $\overline{\text{OE}}$ input is internally disabled and has no effect on the circuit.

TABLE 4: Absolute Maximum Ratings*

Item	Symbol	Rating	Unit
Voltage on any pin relative to V _{SS}	V _{IN,OUT}	-0.3 to V _{CC} +0.3	V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{CC}	-0.3 to 3.0	V
Storage Temperature	T _{STG}	-40 to 125	°C
Operating Temperature	T _A	40 to +85	°C

^{*} Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

TABLE 5: Operating Characteristics (Over specified Temperature Range)

Item	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Voltage	V _{CC}		1.65		2.2	V
Minimum Data Retention Voltage	V_{DR}	Chip Disabled (Note 2)	1.2			V
Input High Voltage	V _{IH}		0.7V _{CC}		V _{CC} +0.5	V
Input Low Voltage	V _{IL}		-0.5		0.3V _{CC}	V
Output High Voltage	V _{OH}	$I_{OH} = 0.2 \text{mA}$	V _{CC} -0.2			V
Output Low Voltage	V _{OL}	$I_{OL} = -0.2 \text{mA}$			0.2	V
Input Leakage Current	I _{LI}	$V_{IN} = 0$ to V_{CC}			0.5	uA
Output Leakage Current	I _{LO}	OE = V _{IH} or Chip Disabled			0.5	uA
Read/Write Operating Supply Current @ 1 uS Cycle Time	I _{CC1}	VCC=2.2 V, V _{IN} =V _{IH} or V _{IL} Chip Enabled, IOL = 0			2.0	mA
Random Access Operating Supply Current @ 70 nS Cycle Time	I _{CC2}	VCC=2.2 V, V _{IN} =V _{IH} or V _{IL} Chip Enabled, IOL = 0			15.0	mA
Page Mode Operating Supply Current @ 25 nS Cycle Time	I _{CC2}	VCC=2.2 V, V _{IN} =V _{IH} or V _{IL} Chip Enabled, IOL = 0			7.0	mA
Read/Write Quiescent Operating Supply Current (Note 2)	Іссз	$\begin{aligned} & V_{IN} = V_{CC} \text{ or 0V} \\ & Chip \ Enabled, \ IOL = 0 \ f = 0, \\ & t_A = 85^{\circ}C, \ VCC = 3.6 \ V \end{aligned}$			2.0	mA
Operating Standby Current (Note 2)	I _{SB1}	$V_{IN} = V_{CC}$ or 0V Chip Disabled $t_A = 55^{\circ}C$, VCC = 2.2 V			2	uA
Maximum Standby Current (Note 2)	I _{SB2}	$V_{IN} = V_{CC}$ or 0V Chip Disabled $t_A = 85^{\circ}C$, VCC = 2.2 V			20	uA
Maximum Data Retention Current (Note 2)	I _{DR}	Vcc = 1.2V, $V_{IN} = V_{CC}$ or 0 Chip Disabled, $t_A = 85^{\circ}C$			5	uA

^{1.} This device assumes a standby mode if the chip is disabled (CE1 high or CE2 low). It will also go into a standby mode whenever if both UB and LB are high. In order to achieve low standby current all inputs must be within 0.2 volts of either VCC or VSS.

^{2.} The Chip is Disabled when $\overline{\text{CE1}}$ is high or CE2 is low. The Chip is Enabled when $\overline{\text{CE1}}$ is low and CE2 is high.

TABLE 6: Timing Test Conditions

Item	
Input Pulse Level	0.1V _{CC} to 0.9 V _{CC}
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.5 V _{CC}
Output Loading	30 pF
Operating Temperature	-40 to +85°C

TABLE 7: Timing

Item	Symbol	V _{CCQ} = 1	.65 - 2.2 V	$V_{CCQ} = 1.8 - 2.2 V$		Units
item	Gymbol	Min.	Max.	Min.	Max.	Units
Read Cycle Time	t _{RC}	85		70		ns
Address Access Time (Random Access)	t _{AA}		85		70	ns
Address Access Time (Word Mode)	t _{AAW}		85		70	ns
Chip Enable to Valid Output	t _{CO}		85		70	ns
Output Enable to Valid Output	t _{OE}		30		25	ns
Byte Select to Valid Output	t _{LB} , t _{UB}		85		70	ns
Chip Enable to Low-Z output	t _{LZ}	10		10		ns
Output Enable to Low-Z Output	t _{OLZ}	5		5		ns
Byte Select to Low-Z Output	t _{LBZ} , t _{UBZ}	10		10		ns
Chip Disable to High-Z Output	t _{HZ}	0	20	0	20	ns
Output Disable to High-Z Output	t _{OHZ}	0	20	0	20	ns
Byte Select Disable to High-Z Output	t _{LBHZ} , t _{UBHZ}	0	20	0	20	ns
Output Hold from Address Change	t _{OH}	10		10		ns
Write Cycle Time	t _{WC}	85		70		ns
Chip Enable to End of Write	t _{CW}	50		50		ns
Address Valid to End of Write	t _{AW}	40		40		ns
Byte Select to End of Write	t _{LBW} , t _{UBW}	50		50		ns
Write Pulse Width	t _{WP}	40		40		ns
Address Setup Time	t _{AS}	0		0		ns
Write Recovery Time	t _{WR}	0		0		ns
Write to High-Z Output	t _{WHZ}		20		20	ns
Data to Write Time Overlap	t _{DW}	40		40		ns
Data Hold from Write Time	t _{DH}	0		0		ns
End Write to Low-Z Output	t _{OW}	5		5		ns

FIGURE 4: Timing of Read Cycle (1) $(\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH})$





FIGURE 5: Timing Waveform of Read Cycle (2) ($\overline{WE} = V_{IH}$)









FIGURE 7: Timing Waveform of Write Cycle (1) (WE control) t_{WC} Address t_{WR} t_{AW} CE1 t_{CW} CE2 t_{LBW}, t_{UBW} LB, UB t_{WP} WE t_{DW} t_{DH} High-Z Data Valid Data In t_{WHZ} t_{OW} High-Z Data Out FIGURE 8: Timing Waveform of Write Cycle (2) (CE1 Control) t_{WC} Address t_{AW} - t_{WR} CE₁ t_{CW} (for CE2 Control, use t_{AS} inverted signal) t_{LBW}, t_{UBW} LB, UB t_{WP} WE t_{DH} Data Valid Data In t_{LZ} |◀-▶ t_{WHZ} High-Z Data Out

FIGURE 9: BALL GRID ARRAY PACKAGING







TOP VIEW

- 1. DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER. PARALLEL TO PRIMARY Z.
- 2. PRIMARY DATUM Z AND SEATING PLANE ARE DEFINED BY THE SPHERI-CAL CROWNS OF THE SOLDER BALLS.
- 3. A1 BALL PAD CORNER I.D. TO BE MARKED BY INK.

TABLE 8: Dimensions (mm)

D	E		e = 0.75				
		SD	SE	J	K	MATRIX TYPE	
8.0	10.0	0.375	0.375	2.125	2.375	FULL	

TABLE 9: Revision History

Revision	Date	Change Description
А	Jan. 1, 2001	Initial Advance Release
В	Mar 2001	Corrected voltage in table 7: timing

© 2001 Nanoamp Solutions, Inc. All rights reserved.

NanoAmp Solutions, Inc. ("NanoAmp") reserves the right to change or modify the information contained in this datasheet and the products described therein, without prior notice. NanoAmp does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this datasheet are provided for illustration purposes only and they vary depending upon specific applications.

NanoAmp makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does NanoAmp assume any liability arising out of the application or use of any product or circuit described herein. NanoAmp does not authorize use of its products as critical components in any application in which the failure of the NanoAmp product may be expected to result in significant injury or death, including life support systems and critical medical instruments.