



DESCRIPTION

Built on ESS's proprietary and flexible Programmable Multimedia Processor architecture, the ES4438 DVD decoder combines audio/video stream data processing, system control and housekeeping functions, video postprocessing, and display format encoding in an industry-standard 208-pin PQFP package, enabling various DVD-based multimedia electronics to be built with minimal external components. Topped with speed enhancement and design optimization, the ES4438 has all the features supported by ESS's highly acclaimed Swan™ series of decoder ICs, plus added features in DVD-Audio support, progressive scan video output, and built-in TV encoder and video DACs.

The ES4438 includes two parallel processing units and hardware resources for implementing specialized encoding and decoding tasks. To maximize operational efficiency, these processing units and hardware resources are interconnected with two separate data buses, each with its own DMA unit and interface to external memory, enabling simultaneous parallel execution of system commands and data processing. The two processing units, a RISC processor and a vector engine, are independently programmable, and each has its own on-chip cache memory. The RISC processor and its associated hardware units perform bit stream parsing, control audio data output, transfer video and audio data to the vector engine and service system control and housekeeping functions. The vector engine and associated hardware units perform audio and video microcode processing required by A/V standards such as Dolby Digital™, DTS™, MPEG and JPEG. These processing tasks include audio DSP, video motion compensation and estimation, loop filtering, discrete cosine transforms (DCT) and inverse DCT, quantization and inverse quantization, and zig-zag scanning.

To support a wide range of system platforms and reduce overall system cost, the ES4438 features both parallel and serial drive interface for system MPEG A/V data stream input, industry standard-I²S bus for audio data input and output, direct system EPROM and SDRAM access for high-speed command fetching and audio/video data buffering, and selection of direct video output to TV or discrete YUV pixel data output for special video signal processing. In addition, the ES4438 provides a set of multipurpose auxiliary pins for customizing DVD system controls.

On top of the ES4438's high performance architecture, ESS has developed a set of highly efficient and powerful firmware for the chip, based on many years of engineering experience in consumer video electronics. As a result, the ES4438 can provide best solutions for high-end DVD player, portable DVD, car DVD, DVD HiFi, Web DVD, set-top box, and other DVD-based internet appliances and digital home systems at low cost.

FEATURES

- Single-chip DVD solution in a 208-pin PQFP package.
- Dual power supplies, 3.3 V and 2.65 V, for low-power operation.
- Integrated 32-bit RISC processor for system host, eliminating requirements of an external host CPU.
- Support DVD-Video, DVD-Audio, VideoCD 1.1, 2.0, and 3.0, Super VideoCD (SVCD), OKO, CD-DA, MP3, Compact Flash, and Kodak Picture-CD.
- Glueless interface to IDE/ATAPI DVD drives, 8-bit A/V bus (DCI) DVD drives from Sony, Panasonic and Sanyo, and serial interface DVD drives from Thomson.
- Direct interface to 8- or 16-bit SDRAM of up to 128-Mb capacity at a variety of speed grades.
- Direct interface to up to 4 banks of 8- or 16-bit EPROM or Flash EPROM with up to 4-MB in each bank.
- Provide automatic firmware updating on Flash EPROM through DVD drive for fast and easy system upgrade.

Video

- MPEG-1 system, MPEG-2 program and JPEG decoding streams supported.
- Built-in NTSC/PAL/480P encoder.
- Video outputs are compliant with both Macrovision 7.1 for interlaced video (NTSC and PAL) and Macrovision AGC 1.03 for 480-pixel progressive scan.
- Field-adaptive de-interlacing for progressive scan video output provides clearer and more stable display.
- Four built-in 10-bit Video DAC provides simultaneous video outputs of Composite and S-video, and Composite and YUV.
- Selectable 8-bit CCIR 601 4:2:2 YUV outputs.
- 8-bit On-Screen Display (OSD) controller with 3-bit blending provides display with 256 colors in 8 degrees of transparency.
- On-chip Subpicture Unit (SPU) decoder supports karaoke lyric, and subtitle display functions.
- SmartStream™ for video error concealment.
- SmartScale™ for NTSC to PAL conversion and vice versa.
- SmartZoom™ for motion zoom and pan.

Audio

- Dolby Digital™ (AC-3), DVD-Audio, Pro Logic, Digital Theater System (DTS), MPEG-1 layer 2 and 3 Audio (MP3) and High Definition Compatible Digital (HDCD) decoding.
- On-chip Dolby Digital™ (AC-3) and DTS 5.1 channel decoding and output.
- Dolby Digital™ and DTS™ S/PDIF digital audio output
- Dolby Digital™ Class A, DTS™ and HDCD™ certified.
- Meridian Lossless Packing (MLP) decoding, Linear PCM for DVD-Audio, and built-in Content Protection for Prerecorded Media (CPPM) decryption.
- Sensaura Virtual Surround Sound supported.

PINOUT

Figure 1 shows the ES4438 device pinout.




Figure 1 ES4438 Device Pinout

ES4438 PIN DESCRIPTION

Table 1 lists the pin descriptions for the ES4438.

Table 1 ES4438 Pin Description

Name	Number	I/O	Definition																																				
VEE	1,18, 27, 59, 68, 75, 92, 99, 104, 130, 148, 157, 159, 164, 183, 193, 201	I	3.3V power supply.																																				
VGG	17, 26, 52, 60, 67, 76, 91, 98, 103, 112, 129, 147, 156, 163, 177, 184, 192, 200, 208	I	Ground for 3.3V supply.																																				
LA[21:0]	23:19, 16:10, 7:2, 207:204	O	Device address output.																																				
VSS	8, 34, 43, 84, 120, 138, 171	I	Ground for 2.65V supply.																																				
VCC	9, 35, 44, 83, 121, 139, 172	I	2.65V digital logic power supply.																																				
RESET#	24	I	Reset input, active low.																																				
TDMDX	25	O	TDM transmit data.																																				
RSEL		I	ROM select. <table><tr><th>RSEL</th><th>Selection</th></tr><tr><td>0</td><td>16-bit ROM</td></tr><tr><td>1</td><td>8-bit ROM</td></tr></table>	RSEL	Selection	0	16-bit ROM	1	8-bit ROM																														
RSEL		Selection																																					
0	16-bit ROM																																						
1	8-bit ROM																																						
TMDMR	28	I	TDM receive data.																																				
TDMCLK	29	I	TDM clock input.																																				
TDMFS	30	I	TDM frame sync.																																				
TDMTSC#	31	O	TDM output enable.																																				
TWS	32	O	Audio transmit frame sync.																																				
SEL_PLL2		I	System and DSCK output clock frequency selection at reset time. The matrix below lists the available clock frequencies and their respective PLL bit settings. <table><tr><th>SEL_PLL2</th><th>SEL_PLL1</th><th>SEL_PLL0</th><th>Clock Output</th></tr><tr><td>0</td><td>0</td><td>0</td><td>VCO doesn't work.</td></tr><tr><td>0</td><td>0</td><td>1</td><td>27 MHz</td></tr><tr><td>0</td><td>1</td><td>0</td><td>Bypass mode</td></tr><tr><td>0</td><td>1</td><td>1</td><td>54 MHz</td></tr><tr><td>1</td><td>0</td><td>0</td><td>121.5 MHz</td></tr><tr><td>1</td><td>0</td><td>1</td><td>81 MHz</td></tr><tr><td>1</td><td>1</td><td>0</td><td>94.5 MHz</td></tr><tr><td>1</td><td>1</td><td>1</td><td>108 MHz</td></tr></table>	SEL_PLL2	SEL_PLL1	SEL_PLL0	Clock Output	0	0	0	VCO doesn't work.	0	0	1	27 MHz	0	1	0	Bypass mode	0	1	1	54 MHz	1	0	0	121.5 MHz	1	0	1	81 MHz	1	1	0	94.5 MHz	1	1	1	108 MHz
SEL_PLL2		SEL_PLL1	SEL_PLL0	Clock Output																																			
0		0	0	VCO doesn't work.																																			
0		0	1	27 MHz																																			
0		1	0	Bypass mode																																			
0		1	1	54 MHz																																			
1	0	0	121.5 MHz																																				
1	0	1	81 MHz																																				
1	1	0	94.5 MHz																																				
1	1	1	108 MHz																																				
TSD0	33	O	Audio transmit serial data port 0.																																				
SEL_PLL0		I	Refer to the description and matrix for SEL_PLL2 pin 32.																																				
TSD1	36	O	Audio transmit serial data port 1.																																				
SEL_PLL1		I	Refer to the description and matrix for SEL_PLL2 pin 32.																																				
TSD[2]	37	O	Audio transmit serial data output 2.																																				
TSD[3]	38	O	Audio transmit serial data output 3.																																				
MCLK	39	I/O	Audio master clock for audio DAC.																																				
TBCK	40	I/O	Audio transmit bit clock.																																				
SPDIF_DOBM	41	O	S/PDIF output.																																				
SEL_PLL3		I	Clock source select. <table><tr><th>SEL_PLL3</th><th>Clock Source</th></tr><tr><td>0</td><td>Crystal oscillator</td></tr><tr><td>1</td><td>DCLK input</td></tr></table>	SEL_PLL3	Clock Source	0	Crystal oscillator	1	DCLK input																														
SEL_PLL3		Clock Source																																					
0	Crystal oscillator																																						
1	DCLK input																																						
NC	42, 48		No connect pins. Leave open.																																				
RSD	45	I	Audio receive serial data.																																				
RWS	46	I	Audio receive frame sync.																																				

Table 1 ES4438 Pin Description (Continued)

Name	Number	I/O	Definition																				
RBCK	47	I	Audio receive bit clock.																				
XIN	49	I	Crystal input.																				
XOUT	50	O	Crystal output.																				
AVEE	51	I	Analog power for PLL.																				
DMA[11:0]	66:61, 58:53	O	DRAM address bus [11:0].																				
DCAS#	69	O	DRAM column address strobe, active low.																				
DOE#	70	O	DRAM output enable, active low.																				
DSCK_EN		I	DRAM clock enable, active low.																				
DWE#	71	O	DRAM write enable, active low.																				
DRAS#	72	O	DRAM row address strobe, active low.																				
DMBS0	73	O	SDRAM bank select 0.																				
DMBS1	74	O	SDRAM bank select 1.																				
DB[15:0]	96:93, 90:85, 82:77	I/O	DRAM data bus [15:0].																				
DCS[1:0]#	97,100	O	SDRAM chip select [1:0], active low.																				
DQM	101	O	Data input/output mask.																				
DSCK	102	O	Output clock to SDRAM.																				
DCLK	105	I	27-MHz clock input to PLL.																				
YUV0	106	O	YUV0 pixel output data.																				
CAMIN2		I	Camera input 2.																				
UDAC		O	Video DAC output. <table><tr><th>YDAC</th><th>UDAC</th><th>VDAC</th><th>CDAC</th></tr><tr><td>Y</td><td>C</td><td>Composite</td><td>C</td></tr><tr><td>Y</td><td>Composite</td><td>Composite</td><td>C</td></tr><tr><td>Y</td><td>U</td><td>Composite</td><td>V</td></tr><tr><td>Y</td><td>U</td><td>C</td><td>V</td></tr></table> Y: Luma component for YUV and Y/C processing. C: Chrominance signal for Y/C processing. U: Chrominance component signal for YUV mode. V: Chrominance component signal for YUV mode.	YDAC	UDAC	VDAC	CDAC	Y	C	Composite	C	Y	Composite	Composite	C	Y	U	Composite	V	Y	U	C	V
		YDAC	UDAC	VDAC	CDAC																		
	Y	C	Composite	C																			
	Y	Composite	Composite	C																			
	Y	U	Composite	V																			
Y	U	C	V																				
YUV1	O	YUV1 pixel output data.																					
VREF	I	0.1 μF analog ground input for internal common-mode reference voltage generation.																					
YUV2	108	O	YUV2 pixel output data.																				
CDAC		O	Video DAC output. Refer to description and matrix for UDAC pin 106.																				
YUV3	109	O	YUV3 pixel output data.																				
COMP		I	Compensation capacitor input.																				
YUV4	110	O	YUV4 pixel output data.																				
RSET		I	DAC current adjustment resistor input.																				
ADVEE	111	I	Analog power for DAC.																				
YUV5	113	O	YUV5 pixel output data.																				
YDAC		O	Video DAC output. Refer to description and matrix for UDAC pin 106.																				
YUV6	114	O	YUV6 pixel output data.																				
VDAC		O	Video DAC output. Refer to description and matrix for UDAC pin 106.																				
YUV7	115	O	YUV7 pixel output data.																				
CAMIN3		I	Camera input 3.																				
PCLK2XSCN	116	O	27-MHz video output pixel clock.																				
CAMIN4		I	Camera input 4.																				
PCLKQSCN	117	O	13.5-MHz video output pixel clock.																				
CAMIN5		I	Camera input 5.																				
VSYNC#	118	I/O	Vertical sync, active low.																				
CAMIN6		I	Camera input 6.																				
HSYNC#	119	I/O	Horizontal sync, active low.																				
CAMIN7		I	Camera input 7.																				

Table 1 ES4438 Pin Description (Continued)

Name	Number	I/O	Definition
HD[7:0]	131, 128:122	I/O	Host data I/O [7:0].
DCI[7:0]		I/O	DVD channel data I/O [7:0].
AUX1[7:0]		I/O	Aux1 data I/O [7:0].
HD[8]	132	I/O	Host data bus 8.
DCI_FDS#		I/O	DVD input sector start.
AUX2[0]		I/O	Aux2 data I/O 0.
HD[15:9]	141:140, 137: 133	I/O	Host data bus [15:9].
AUX2[7:1]		I/O	Aux2 data I/O [7:1].
HWRQ#	142	O	Host write request.
DCI_REQ#		O	DVD control interface request.
AUX4[1]		I/O	Aux4 data I/O 1.
HRRQ#	143	O	Host read request.
AUX4[0]		I/O	Aux4 data I/O 0.
HIRQ	144	I/O	Host interrupt.
DCI_ERR#		I/O	DVD channel data error.
AUX4[7]		I/O	Aux4 data I/O 7.
HRST#	145	O	Host reset.
AUX3[5]		I/O	Aux3 data I/O 5.
HIORDY	146	I	Host I/O ready.
AUX3[3]		I/O	Aux3 data I/O 3.
HWR#	149	I/O	Host write.
DCI_CLK		I/O	DVD channel data clock.
AUX4[5]		I/O	Aux4 data I/O 5.
HRD#	150	O	Host read.
DCI_ACK#		O	DVD channel data valid.
AUX4[6]		I/O	Aux4 data I/O 6.
HIOCS16#	151	I	Device 16-bit data transfer.
CAMCLK		I	Camera port pixel clock input.
AUX3[4]		I/O	Aux3 data I/O 4.
HCS1FX#	152	O	Host select 1.
AUX3[7]		I/O	Aux3 data I/O 7.
HCS3FX#	153	O	Host select 3.
AUX3[6]		I/O	Aux3 data I/O 6.
HA[2:0]	158, 155:154	I/O	Host address bus.
AUX4[4:2]		I/O	Aux4 data I/Os [4:2].
AUX[7:0]	169:165,162:160	I/O	Auxiliary ports.
LOE#	170	O	Device output enable, active low.
LCS[3:0]#	176:173	O	Chip select [3:0], active low.
LD[15:0]	197:194, 191:185, 182:178	I/O	EPROM device data bus.
LWRLL#	198	O	Device write enable, active low.
LWRHL#	199	O	Device write enable, active low.
CAMIN0	202	I	Camera input 0.
CAMIN1	203	I	Camera input 1.

SYSTEM BLOCK DIAGRAM

Figure 2 shows the ES4438 system block diagram.




Figure 2 ES4438 System Block Diagram

ORDERING INFORMATION

Part Number	Description	Package
ES4438	DVD Processor	208-pin PQFP



ESS Technology, Inc.
48401 Fremont Blvd.
Fremont, CA 94538
Tel: 510-492-1088
Fax: 510-492-1098

No part of this publication may be reproduced, stored in a retrieval system, transmitted, or translated in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without the prior written permission of ESS Technology, Inc.

ESS Technology, Inc. makes no representations or warranties regarding the content of this document.

All specifications are subject to change without prior notice.

ESS Technology, Inc. assumes no responsibility for any errors contained herein.

(P) U.S. Patent 4,214,125 and others, other patents pending.

VideoDrive® is a registered trademark of ESS Technology, Inc.

All other trademarks are owned by their respective holders and are used for identification purposes only.