

EM128Q16 Family

128Kx16 bit Ultra-Low Power Asynchronous Static RAM with Dual Chip Enable

Overview

The EM128Q16 is an integrated memory device containing a low power 2 Mbit Static Random Access Memory organized as 131,072 words by 16 bits. The base design is the same as NanoAmp's EM128V16 but with dual chip enables to reduce external component count when using two SRAMs in a system. The device is fabricated using NanoAmp's advanced CMOS process and high-speed, ultra-low-power, low-voltage circuit technology.

These designs are unique in their combination of fast access time and very low power making them very suitable for high performance battery powered applications such as cellular phones and hand held GPS navigation devices.

Features

- **Qualcomm Compatible Voltage Range:**
2.3 to 3.0 Volts
- **Dual Chip Enable for Flexible Application**
- **Extended Temperature Range:**
-40 to +85 °C
- **Fast Cycle Time:**
 $T_{ACC} < 35 \text{ ns @ } 2.7\text{V}$
- **Very Low Operating Current:**
 $I_{CC} < 1.0 \text{ mA typical at } 2.5\text{V, } 1 \text{ Mhz}$
- **Very Low Standby Current:**
 $I_{SB} < 10 \mu\text{A @ } 55 \text{ °C}$
- **44-Pin TSOP, 48-Pin BGA Available**

FIGURE 1: Pin Configurations




TABLE 1: Pin Descriptions

Pin Name	Pin Function
A ₀ -A ₁₆	Address Inputs
$\overline{\text{WE}}$	Write Enable Input
CE1, CE2	Chip Enable Inputs
$\overline{\text{OE}}$	Output Enable Input
$\overline{\text{LB}}$	Lower Byte Enable Input
$\overline{\text{UB}}$	Upper Byte Enable Input
I/O ₀ -I/O ₁₅	Data Inputs/Outputs
NC	Not Connected
V _{CC}	Power
V _{SS}	Ground

FIGURE 2: Typical Operating Envelope (R/W Mix)




FIGURE 3: Functional Block Diagram




TABLE 2: Functional Description

$\overline{CE1}$	$\overline{CE2}$	\overline{WE}	\overline{OE}	\overline{UB}	\overline{LB}	$I/O_0 - I/O_{15}$ ¹	MODE	POWER
H	X	X	X	X	X	High Z	Standby ²	Standby
X	L	X	X	X	X	High Z	Standby ²	Standby
L	H	X	X	H	H	High Z	Active	Standby ⁴
L	H	L	X ³	L ¹	L ¹	Data In	Write ³	Active -> Standby ⁴
L	H	H	L	L ¹	L ¹	Data Out	Read	Active -> Standby ⁴
L	H	H	H	L ¹	L ¹	High Z	Active	Standby ⁴

- When \overline{UB} and \overline{LB} are in select mode (low), $I/O_0 - I/O_{15}$ are affected as shown. When \overline{LB} only is in the select mode only $I/O_0 - I/O_7$ are affected as shown. When \overline{UB} is in the select mode only $I/O_8 - I/O_{15}$ are affected as shown. If both \overline{UB} and \overline{LB} are in the deselected mode (high), the chip is active but unaffected by the state of \overline{WE} or \overline{OE} .
- When the device is in standby mode, control inputs (\overline{WE} , \overline{OE} , \overline{UB} , and \overline{LB}), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.
- When \overline{WE} is invoked, the \overline{OE} input is internally disabled and has no effect on the circuit.
- The device will consume active power in this mode whenever addresses are changed. Data inputs are internally isolated from any external influence.

TABLE 3: Capacitance*

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C _{IN}	V _{IN} = 0V, f = 1 MHz, T _A = 25°C		8	pF
I/O Capacitance	C _{I/O}	V _{IN} = 0V, f = 1 MHz, T _A = 25°C		8	pF

Note: These parameters are verified in device characterization and are not 100% tested

TABLE 4: Absolute Maximum Ratings*

Item	Symbol	Rating	Unit
Voltage on any pin relative to V _{SS}	V _{IN,OUT}	-0.3 to V _{CC} +0.3	V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{CC}	-0.3 to 4.0	V
Power Dissipation	P _D	500	mW
Storage Temperature	T _{STG}	-40 to 125	°C
Operating Temperature	T _A	-40 to +85	°C
Soldering Temperature and Time	T _{SOLDER}	260 °C, 10sec(Lead only)	°C

* Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

TABLE 5: Operating Characteristics (Over specified Temperature Range)

Item	Symbol	Test Conditions	Min	Typ	Max	Unit
Supply Voltage	V _{CC}		2.3		3.0	V
Data Retention Voltage	V _{DR}	Chip Disabled (Note 3)	1.2			V
Input High Voltage	V _{IH}		0.7V _{CC}		V _{CC} +0.5	V
Input Low Voltage	V _{IL}		-0.5		0.3V _{CC}	V
Output High Voltage	V _{OH}	I _{OH} = 0.2mA	V _{CC} -0.3			V
Output Low Voltage	V _{OL}	I _{OL} = -0.2mA			0.3	V
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}			0.5	µA
Output Leakage Current	I _{LO}	OE = V _{IH} or Chip Disabled			0.5	µA
Read/Write Operating Supply Current (Note 1)	I _{CC1}	V _{IN} = V _{IH} or V _{IL} Chip Enabled, I _{out} = 0			0.5fV	mA
Read/Write Quiescent Operating Supply Current (Note 2)	I _{CC3}	V _{IN} = V _{CC} or 0V Chip Enabled, I _{out} = 0 f = 0, t _A = 55°C			10	µA
Operating Standby Current @ 55°C (Note 2)	I _{SB1}	V _{IN} = V _{CC} or 0V Chip Disabled, t _A = 55°C			10	µA
Operating Standby Current @ 85°C (Note 2)	I _{SB1}	V _{IN} = V _{CC} or 0V Chip Disabled, t _A = 85°C			40	µA
Maximum Data Retention Current (Note 2)	I _{DR}	V _{CC} = 1.2V, V _{IN} = V _{CC} or 0 Chip Disabled, t _A = 55°C			1	µA

1. Operating current is a linear function of operating frequency and voltage. You may calculate operating current using the formula shown with operating frequency (f) expressed in MHz and operating voltage (V) in volts. Example: When operating at 2 MHz at 2.0 volts the device will draw a typical active current of 0.8*2*2 = 3.2 mA in the page access mode. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.
2. This device assumes a standby mode if the chip is disabled ($\overline{CE1}$ high or CE2 low). It will also automatically go into a standby mode whenever all input signals are quiescent (not toggling) regardless of the state of CE1 or CE2. In order to achieve low standby current all inputs must be within 0.2 volts of either V_{CC} or V_{SS}.
3. The Chip is Disabled when $\overline{CE1}$ is high or CE2 is low. The Chip is Enabled when $\overline{CE1}$ is low and CE2 is high.

TABLE 6: Timing Test Conditions

Item	
Input Pulse Level	0.1V _{CC} to 0.9 V _{CC}
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.5 V _{CC}
Output Load	CL = 30pF
Operating Temperature	-40 to +85°C

TABLE 7: Read Cycle Timing

Item	Symbol	2.3 - 3.0 V		2.7 - 3.0 V		Units
		Min.	Max.	Min.	Max.	
Read Cycle Time	t _{RC}	55		35		ns
Address Access Time	t _{AA}		55		35	ns
Chip Enable to Valid Output	t _{CO}		55		35	ns
Output Enable to Valid Output	t _{OE}		20		15	ns
Byte Select to Valid Output	t _{LB} , t _{UB}		20		15	ns
Chip Enable to Low-Z output	t _{LZ}	5		5		ns
Output Enable to Low-Z Output	t _{OLZ}	3		3		ns
Byte Select to Low-Z Output	t _{LBZ} , t _{UBZ}	5		5		ns
Chip Enable to High-Z Output	t _{HZ}	5	15	5	15	ns
Output Disable to High-Z Output	t _{OHZ}	5	15	5	15	ns
Byte Select Disable to High-Z Output	t _{LBHZ} , t _{UBHZ}	5	15	5	15	ns
Output Hold from Address Change	t _{OH}	5		5		ns

FIGURE 4: Timing of Read Cycle (1) ($\overline{CE1} = \overline{OE} = V_{IL}$, $\overline{WE} = CE2 = V_{IH}$)




FIGURE 5: Timing Waveform of Read Cycle (2) ($\overline{WE} = V_{IH}$)




TABLE 8: Write Cycle Timing

Item	Symbol	2.3 - 3.0 V		2.7 - 3.0 V		Units
		Min.	Max.	Min.	Max.	
Write Cycle Time	t_{WC}	55		35		ns
Chip Enable to End of Write	t_{CW}	30		25		ns
Address Valid to End of Write	t_{AW}	30		25		ns
Byte Select to End of Write	t_{LBW}, t_{UBW}	30		25		ns
Address Set-up Time	t_{AS}	0		0		ns
Write Pulse Width	t_{WP}	30		25		ns
Write Recovery Time	t_{WR}	0		0		ns
Write to High-Z Output	t_{WHZ}		15		10	ns
Data to Write Time Overlap	t_{DW}	20		15		ns
Data Hold from Write Time	t_{DH}	0		0		ns
End Write to Low-Z Output	t_{OW}	5		5		ns

FIGURE 6: Timing Waveform of Write Cycle (1) (\overline{WE} control)




FIGURE 7: Timing Waveform of Write Cycle (2) ($\overline{CE1}$ Control)





FIGURE 8: 44-LEAD TSOP PACKAGE (T44)



- Note:
- 1. ALL DIMENSIONS IN INCHES (MILLIMETERS)
 - 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH

FIGURE 9: BALL GRID ARRAY PACKAGING




TABLE 9: Dimensions (mm)

D	E	e = 0.75				BALL MATRIX TYPE
		SD	SE	J	K	
6	8	0.375	0.375	1.125	1.375	FULL

TABLE 10: Ordering Information

Part Number*	Package	Temperature Range	Voltage Range	Speed
EM128Q16B	48 pin BGA	-40 to +85°C	2.3 to 3.0 V	35 ns @ 2.7 V
EM128Q16T	44 pin TSOP	-40 to +85°C	2.3 to 3.0V	35 ns @ 2.7 V

* This part number must appear on your order.

TABLE 11: Revision History

Revision	Date	Change Description
01	Apr 2000	Initial Preliminary Release
02	May 2000	Increased voltage range to 2.3 volts min. UB and LB have OE type functionality Other minor changes
03	Jan 2001	Added 2.7 volt specification - 35 ns access

© 2000-2001 Nanoamp Solutions, Inc. All rights reserved.
NanoAmp Solutions, Inc. ("NanoAmp") reserves the right to change or modify the information contained in this datasheet and the products described therein, without prior notice. NanoAmp does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this datasheet are provided for illustration purposes only and they vary depending upon specific applications.

NanoAmp makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does NanoAmp assume any liability arising out of the application or use of any product or circuit described herein. NanoAmp does not authorize use of its products as critical components in any application in which the failure of the NanoAmp product may be expected to result in significant injury or death, including life support systems and critical medical instruments.