$N\,a\,t\,i\,o\,n\,a\,l$ $S\,e\,m\,i\,c\,o\,n\,d\,u\,c\,t\,o\,r$

June 1992

DM54LS299/DM74LS299
## 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins

General Description

The 'LS299 is an 8-bit universal shift/storage register with TRI-STATE® outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Separate outputs are provided for flip-flops Q0 and Q7 to allow easy cascading. A separate active LOW Master Reset is used to reset the register.

Features

- Common I/O for reduced pin count
- Four operation modes: shift left, shift right, load and store
- Separate shift right serial input and shift left serial input for easy cascading
- TRI-STATE outputs for bus oriented applications

Connection Diagram

Dual-In-Line Package

S0	1	20	V_{CC}
$\overline{OE}1$	2	19	S1
$\overline{OE}2$	3	18	D_{S7}
I/O6	4	17	Q7
I/O4	5	16	I/O7
I/O2	6	15	I/O5
I/O0	7	14	I/O3
Q0	8	13	I/O1
$\overline{MR}$	9	12	CP
GND	10	11	D_{S0}

TL/F/9827–1

Order Number DM54LS299E, DM54LS299J, DM54LS299W, DM74LS299WM or DM74LS299N
See NS Package Number E20A, J20A, M20B, N20A or W20A

Pin Names	Description
CP	Clock Pulse Input (Active Rising Edge)
D_{S0}	Serial Data Input for Right Shift
D_{S7}	Serial Data Input for Left Shift
S0, S1	Mode Select Inputs
$\overline{MR}$	Asynchronous Master Reset Input (Active LOW)
$\overline{OE}1$, $\overline{OE}2$	TRI-STATE Output Enable Inputs (Active LOW)
I/O0–I/O7	Parallel Data Inputs or TRI-STATE Parallel Outputs
Q0–Q7	Serial Outputs

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54	$-55°C$ to $+125°C$
DM74LS	$0°C$ to $+70°C$
Storage Temperature Range	$-65°C$ to $+150°C$

Note: *The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.*

Recommended Operating Conditions

Symbol	Parameter		DM54LS299			DM74LS299			Units
			Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High Level Input Voltage		2			2			V
V_{IL}	Low Level Input Voltage				0.7			0.8	V
I_{OH}	High Level Output Current	Q0, Q7			-0.4			-0.4	mA
		I/O0–I/O7			-2.6			-2.6	mA
I_{OL}	Low Level Output Current	Q0, Q7			4			8	mA
		I/O0–I/O7			12			24	mA
T_A	Free Air Operating Temperature		-55		125	0		70	°C
$t_s(H)$ $t_s(L)$	Setup Time HIGH or LOW S0 or S1 to CP		24 24			24 24			ns
$t_h(H)$ $t_h(L)$	Hold Time HIGH or LOW S0 or S1 to CP		5 5			0 0			ns
$t_s(H)$ $t_s(L)$	Setup Time HIGH or LOW I/O$_n$, D$_{S0}$, D$_{S7}$ to CP		15 15			10 10			ns
$t_h(H)$ $t_h(L)$	Hold Time HIGH or LOW I/O$_n$, D$_{S0}$, D$_{S7}$ to CP		5 5			0 0			ns
$t_w(H)$ $t_w(L)$	CP Pulse Width HIGH or LOW		15 15			15 15			ns
$t_w(L)$	$\overline{MR}$ Pulse Width LOW		15			15			ns
t_{rec}	Recovery Time $\overline{MR}$ to CP		10			10			ns

Electrical Characteristics
Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V_I	Input Clamp Voltage	V_{CC} = Min, I_I = -18 mA				-1.5	V
V_{OH}	High Level Output Voltage	V_{CC} = Min, I_{OH} = Max V_{IL} = Max	DM54	2.5			V
			DM74 Q0, Q7	2.7	3.4		
		I/O0–I/O7		2.4			
V_{OL}	Low Level Output Voltage	V_{CC} = Min, I_{OL} = Max V_{IH} = Min	DM54			0.4	V
			DM74		0.35	0.5	
		I_{OL} = 4 mA, V_{CC} = Min	DM74		0.25	0.4	
I_I	Input Current @ Max Input Voltage	V_{CC} = Max, V_I = 10V (DM54) V_I = 7V (DM74)	Inputs			0.1	mA
			Sn			0.2	mA

Electrical Characteristics (Continued)
Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
I_{IH}	High Level Input Current	$V_{CC} = $ Max, $V_I = 2.7V$	Sn			40	μA
			Inputs			20	μA
I_{IL}	Low Level Input Current	$V_{CC} = $ Max, $V_I = 0.4V$	Sn			-0.8	mA
			Inputs			-0.4	mA
I_{OS}	Short Circuit Output Current	$V_{CC} = $ Max (Note 2)	Q_0, Q_7	-20		-100	mA
			$I/O_0 - I/O_7$	-30		-130	
I_{CC}	Supply Current	$V_{CC} = $ Max, $\overline{OE} = 4.5V$				60	mA
I_{OZH}	TRI-STATE Output Off Current High	$V_{CC} = $ Max $V_O = 2.7V$				40	μA
I_{OZL}	TRI-STATE Output Off Current Low	$V_{CC} = $ Max $V_O = 0.4V$				-400	μA

**Note 1:** All typicals are at $V_{CC} = 5V$, $T_A = 25°C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics
$V_{CC} = +5.0V$, $T_A = +25°C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	$R_L = 2 k\Omega$ $C_L = 15$ pF		Units
		Min	Max	
f_{max}	Maximum Input Frequency	35		MHz
t_{PLH} t_{PHL}	Propagation Delay CP to Q0 or Q7		26 28	ns
t_{PLH} t_{PHL}	Propagation Delay CP to I/O_n		25 35	ns
t_{PHL}	Propagation Delay $\overline{MR}$ to Q0 or Q7		28	ns
t_{PHL}	Propagation Delay $\overline{MR}$ to I/O_n		35	ns
t_{PZH} t_{PZL}	Output Enable Time		18 25	ns
t_{PHZ} t_{PLZ}	Output Disable Time		15 20	ns

Logic Symbol

TL/F/9827–2

$V_{CC} = $ Pin 20
GND = Pin 10

Functional Description

The 'LS299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by the S0 and S1, as shown in the Mode Select Table. All flip-flop outputs are brought out through TRI-STATE buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q0 and Q7 are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on $\overline{MR}$ overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either $\overline{OE}1$ or $\overline{OE}2$ disables the TRI-STATE buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The TRI-STATE buffers are also disabled by HIGH signals on both S0 and S1 in preparation for a parallel load operation.

Mode Select Table

Inputs				Response
$\overline{MR}$	S1	S0	CP	
L	X	X	X	Asynchronous Reset; Q0–Q7 = LOW
H	H	H	⟋	Parallel Load; $I/O_n \rightarrow Q_n$
H	L	H	⟋	Shift Right; $D_{S0} \rightarrow Q0$, $Q0 \rightarrow Q1$, etc.
H	H	L	⟋	Shift Left; $D_{S7} \rightarrow Q7$, $Q7 \rightarrow Q6$, etc.
H	L	L	X	Hold

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

Logic Diagram

TL/F/9827–3

Physical Dimensions inches (millimeters)

$$\frac{0.200 \pm 0.005}{(5.080 \pm 0.127)} \text{ TYP}$$

$$\frac{0.350 \pm 0.008}{(8.890 \pm 0.203)}$$

$$\frac{0.063 - 0.075}{(1.600 - 1.905)}$$

$$\frac{0.015}{(0.381)} \text{ MIN TYP}$$

$$45° \times \frac{0.015 \pm 0.010}{(0.381 \pm 0.254)}$$

$$\frac{0.007 - 0.011}{(0.178 - 0.279)} \text{ R TYP}$$

$$\frac{0.022 - 0.028}{(0.559 - 0.711)} \text{ TYP}$$

$$\frac{0.077 - 0.093}{(1.959 - 2.362)}$$

PIN #1 INDEX

$$\frac{0.045 - 0.055}{(1.143 - 1.397)} \text{ TYP}$$

$$\frac{0.067 - 0.083}{(1.702 - 2.108)} \text{ TYP}$$

$$\frac{0.045 - 0.055}{(1.143 - 1.397)} \text{ TYP}$$

$$45° \times \frac{0.040 \pm 0.010}{(1.016 \pm 0.254)} \text{ 3 PLCS}$$

DETAIL A

Top View **Side View** **Bottom View**

$$\frac{0.003}{(0.076)} \text{ MIN TYP}$$

$$\frac{0.015}{(0.381)} \text{ MAX TYP}$$

$$\frac{0.022}{(0.559)} \text{ MAX TYP}$$

$$\frac{0.006}{(0.152)} \text{ MIN TYP}$$

Detail A

E20A (REV D)

Ceramic Leadless Chip Carrier Package (E)
Order Number DM54LS299E
NS Package Number E20A

$$\frac{0.985}{(25.019)} \text{ MAX}$$

$$\frac{0.025}{(0.635)} \text{ RAD}$$

| 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 |

$$\frac{0.220 - 0.310}{(5.588 - 7.874)}$$

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |

$$\frac{0.005 - 0.020}{(0.127 - 0.508)} \text{ RAD TYP}$$

$$\frac{0.037 \pm 0.005}{(0.940 \pm 0.127)}$$

$$\frac{0.005}{(0.127)} \text{ MIN}$$

$$\frac{0.055 \pm 0.005}{(1.397 \pm 0.127)}$$

$$\frac{0.020 - 0.060}{(0.508 - 1.524)}$$

$$\frac{0.180}{(4.572)} \text{ MAX}$$

$$\frac{0.290 - 0.320}{(7.366 - 8.128)}$$

GLASS SEALANT

$$\frac{0.200}{(5.080)} \text{ MAX}$$

$$95° \pm 5°$$

$$86° \quad 94°$$

$$\frac{0.150}{(3.810)} \text{ MIN}$$

$$\frac{0.125 - 0.200}{(3.175 - 5.080)}$$

$$\frac{0.008 - 0.012}{(0.203 - 0.305)}$$

$$\frac{0.310 - 0.410}{(7.874 - 10.41)}$$

$$\frac{0.060}{(1.524)} \text{ MAX BOTH ENDS}$$

$$\frac{0.018 \pm 0.003}{(0.457 \pm 0.076)}$$

$$\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)}$$

J20A (REV M)

20-Lead Ceramic Dual-In-Line Package (J)
Order Number DM54LS299J
NS Package Number J20A

6

Physical Dimensions inches (millimeters) (Continued)

0.496 − 0.512
(12.598 − 13.005)

20 19 18 17 16 15 14 13 12 11

0.394 − 0.419
(10.008 − 10.643)

LEAD NO. 1
IDENT

30° TYP

1 2 3 4 5 6 7 8 9 10

0.010 MAX
(0.254)

0.291 − 0.299
(7.391 − 7.595)

0.010 − 0.029
(0.254 − 0.737) × 45°

8° MAX TYP
ALL LEADS

0.009 − 0.013
(0.229 − 0.330)
TYP ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.016 − 0.050
(0.406 − 1.270)
TYP ALL LEADS

0.093 − 0.104
(2.362 − 2.642)

0.004 − 0.012
(0.102 − 0.305)

SEATING
PLANE

0.014
(0.356)

0.050
(1.270)
TYP

0.014 − 0.020 TYP
(0.356 − 0.508)

0.008 TYP
(0.203)

M20B (REV F)

20-Lead Wide Small Outline Molded Package (M)
Order Number DM74LS299WM
NS Package Number M20B

1.013 − 1.040
(25.73 − 26.42)

0.092 × 0.030
(2.337 × 0.762)
MAX DP

PIN NO. 1 IDENT

20 19 18 17 16 15 14 13 12 11

OPTION 1

0.260 ±0.005
(6.604 ±0.127)

1 2 3 4 5 6 7 8 9 10

0.032 ±0.005
(0.813 ±0.127)
RAD

PIN NO. 1 IDENT

20 19

1

OPTION 2

0.280
(7.112)
MIN

0.300 − 0.320
(7.620 − 8.128)

0.090
(2.286)

0.060 NOM
(1.524)
TYP

0.040
(1.016)
TYP

OPTION 2
4° (4X)

0.130 0.005
(3.302 0.127)

0.065
(1.651)

0.145 − 0.200
(3.683 − 5.080)

95° ± 5°

0.009 − 0.015
(0.229 − 0.381)
TYP

90° ±0.004°

0.020
(0.508)
MIN

0.100 ± 0.010
(2.540 ± 0.254)

0.018 ± 0.003
(0.457 ± 0.076)

0.125 − 0.140
(3.175 − 3.556)

0.325 +0.040
−0.015

(8.255 +1.016
−0.381)

0.060 ± 0.005
(1.524 ± 0.127)

N20A (REV G)

20-Lead Molded Dual-In-Line Package (N)
Order Number DM74LS299N
NS Package Number N20A

Physical Dimensions inches (millimeters) (Continued)

0.090
0.060

0.040
0.030
TYP

0.540 MAX

0.050 ± 0.005
TYP

20   11

0.005 MIN TYP

0.370
0.250

0.285 MAX
GLASS

0.270
0.260

0.370
0.250

DETAIL A

PIN #1
IDENT

1   10

0.019 TYP
0.015

0.045 MAX
TYP

0.006
0.004
TYP

1

0.012
0.008

DETAIL A

W20A (REV E)

20-Lead Ceramic Flat Package (W)
Order Number DM54LS299W
NS Package Number W20A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.