

## Quad SPST CMOS Analog Switch with Latches

### Features

- Accepts 150-ns Write Pulse Width
- 5-V On-Chip Regulator
- Built on PLUS-40 Process
- Latches Are Transparent with  $\overline{WR}$  Low
- Low On-Resistance: 60  $\Omega$

### Benefits

- Compatible with Most  $\mu P$  Buses
- Allows Wide Power Supply Tolerance Without Affecting TTL Compatibility
- Reduced Power Consumption
- Allows Flexibility of Design

### Applications

- $\mu P$  Based Systems
- Automatic Test Equipment
- Communication Systems
- Data Acquisition Systems
- Medical Instrumentation
- Factory Automation


## Description

The DG221 is a monolithic quad single-pole, single-throw analog switch designed for precision switching applications in communication, instrumentation and process control systems. Featuring independent onboard latches and a common  $\overline{WR}$  pin, each DG221 can be memory mapped, and addressed as a single data byte for simultaneous switching.

Designed on the Siliconix PLUS-40 CMOS process, the DG221 combines low power and low on-resistance (60  $\Omega$  typical) while handling continuous currents up to 20 mA. An epitaxial layer prevents latchup.

The device features true bidirectional performance in the on condition. These switches guarantee a rail-to-rail blocking capability (44 V max), in the off condition.

## Functional Block Diagram and Pin Configuration



Four Latchable SPST Switches per Package

Truth Table

| $IN_X$ | $\overline{WR}$ | Switch                                                                 |
|--------|-----------------|------------------------------------------------------------------------|
| 0      | 0               | ON                                                                     |
| 1      | 0               | OFF                                                                    |
| X      |                 | Control data latched-in, switches on or off as selected by last $IN_X$ |
| X      | 1               | Maintains previous state                                               |

Logic "0"  $\leq 0.8$  V

Logic "1"  $\geq 2.4$  V

Ordering Information

| Temp Range     | Package            | Part Number |
|----------------|--------------------|-------------|
| 0°C to 70°C    | 16-Pin Plastic DIP | DG221CJ     |
| -40°C to 85°C  | 16-Pin Narrow SOIC | DG221DY     |
| -55°C to 125°C | 16-Pin CerDIP      | DG221AK/883 |

Updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #70041.

# DG221

## Absolute Maximum Ratings

Voltages Referenced to V–

V+ ..... 44 V

GND ..... 25 V

Digital Inputs<sup>a</sup>, V<sub>S</sub>, V<sub>D</sub> ..... (V–) –2 V to (V+) +2 V  
or 20 mA, whichever occurs first

Continuous Current (Any Terminal) ..... 30 mA

Continuous Current, S or D ..... 20 mA

Peak Current, S or D (Pulsed 1 ms, 10% duty cycle) ..... 70 mA

Storage Temperature: (AK Suffix) ..... –65 to 150°C  
(CJ and DY Suffix) ..... –65 to 125°C

Power Dissipation (Package)<sup>b</sup>

16-Pin CerDIP<sup>c</sup> ..... 900 mW

16-Pin Plastic DIP<sup>d</sup> ..... 470 mW

16-Pin SOIC<sup>e</sup> ..... 600 mW

Notes:

- Signals on S<sub>X</sub>, D<sub>X</sub>, or IN<sub>X</sub> exceeding V+ or V– will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- All leads welded or soldered to PC Board.
- Derate 12 mW/°C above 75°C
- Derate 6.5 mW/°C above 25°C
- Derate 7.7 mW/°C above 75°C

## Schematic Diagram (Typical Channel)




Figure 1.


## Specifications<sup>a</sup>

| Parameter                        | Symbol     | Test Conditions<br>Unless Otherwise Specified<br>V+ = 15 V, V- = -15 V<br>VIN = 2.4 V, 0.8f V, WR = 0 | Temp <sup>b</sup> | Typ <sup>c</sup> | A Suffix<br>-55 to 125°C |                  | D Suffix<br>-40 to 85°C |                  | Unit |
|----------------------------------|------------|-------------------------------------------------------------------------------------------------------|-------------------|------------------|--------------------------|------------------|-------------------------|------------------|------|
|                                  |            |                                                                                                       |                   |                  | Min <sup>d</sup>         | Max <sup>d</sup> | Min <sup>d</sup>        | Max <sup>d</sup> |      |
| Analog Switch                    |            |                                                                                                       |                   |                  |                          |                  |                         |                  |      |
| Analog Signal Range <sup>e</sup> | VANALOG    |                                                                                                       | Full              |                  | -15                      | 15               | -15                     | 15               | V    |
| Drain-Source On-Resistance       | rDS(on)    | IS = -10 mA, VD = ±10 V                                                                               | Room Full         | 60               |                          | 90<br>135        |                         | 90<br>135        | Ω    |
| Source Off Leakage Current       | IS(off)    | VS = ±14 V, VD = ∓14 V                                                                                | Room Full         | ±0.01            | -1<br>-100               | 1<br>100         | -5<br>-100              | 5<br>100         | nA   |
| Drain Off Leakage Current        | ID(off)    |                                                                                                       | Room Full         | ±0.02            | -1<br>-100               | 1<br>100         | -5<br>-100              | 5<br>100         |      |
| Drain On Leakage Current         | ID(on)     | VS = VD = ±14 V                                                                                       | Room Full         | ±0.01            | -1<br>-200               | 1<br>200         | -5<br>-200              | 5<br>200         |      |
| Digital Control                  |            |                                                                                                       |                   |                  |                          |                  |                         |                  |      |
| Input Current                    | IINL, IINH | VIN = 0 V or = 2.4 V                                                                                  | Room Full         | -0.0004          | -1<br>-10                | 1<br>10          | -1<br>-10               | 1<br>10          | μA   |
| Dynamic Characteristics          |            |                                                                                                       |                   |                  |                          |                  |                         |                  |      |
| Turn-On Time                     | tON        | See Figure 2                                                                                          | Room              |                  |                          | 550              |                         | 550              | ns   |
| Turn-Off Time                    | tOFF       |                                                                                                       | Room              |                  |                          | 340              |                         | 340              |      |
| Turn-On Time Write               | tON, WR    | See Figure 3                                                                                          | Room              |                  |                          | 550              |                         | 550              |      |
| Turn-Off Time Write              | tOFF, WR   |                                                                                                       | Room              |                  |                          | 340              |                         | 340              |      |
| Write Pulse Width                | tW         | See Figure 4                                                                                          | Room              | 120              | 150                      |                  | 150                     |                  |      |
| Input Setup Time                 | tS         |                                                                                                       | Room              | 130              | 180                      |                  | 180                     |                  |      |
| Input Hold Time                  | tH         |                                                                                                       | Full              | 0                | 20                       |                  | 20                      |                  |      |
| Charge Injection                 | Q          | CL = 1000 pF<br>VGEN = 0 V, RGEN = 0 Ω                                                                | Room              | 20               |                          |                  |                         |                  | pC   |
| Source-Off Capacitance           | CS(off)    | f = 1 MHz, VS, VD = 0 V                                                                               | Room              | 8                |                          |                  |                         |                  | pF   |
| Drain-Off Capacitance            | CD(off)    |                                                                                                       | Room              | 9                |                          |                  |                         |                  |      |
| Channel-On Capacitance           | CD(on)     |                                                                                                       | Room              | 29               |                          |                  |                         |                  |      |
| Off Isolation                    | OIRR       | VS = 1 Vp-p, f = 100 kHz<br>CL = 15 pF, RL = 1 kΩ                                                     | Room              | 70               |                          |                  |                         |                  | dB   |
| Interchannel Crosstalk           | XTALK      |                                                                                                       | Room              | 90               |                          |                  |                         |                  |      |
| Power Supplies                   |            |                                                                                                       |                   |                  |                          |                  |                         |                  |      |
| Positive Supply Current          | I+         | All Channels On or Off<br>VIN = 0 V or 2.4 V                                                          | Full              | 0.8              |                          | 1.5              |                         | 1.5              | mA   |
| Negative Supply Current          | I-         |                                                                                                       | Room              | -0.4             | -1                       |                  | -1                      |                  |      |

Notes:


- Refer to PROCESS OPTION FLOWCHART.
- Room = 25°C, Full = as determined by the operating temperature suffix.
- Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Guaranteed by design, not subject to production test.
- $V_{IN}$  = input voltage to perform proper function.

## Test Circuits




$C_L$  (includes fixture and stray capacitance)

$$V_O = V_S \frac{R_L}{R_L + r_{DS(on)}}$$




**Figure 2.** Switching Time




$C_L$  (includes fixture and stray capacitance)

$$V_O = V_S \frac{R_L}{R_L + r_{DS(on)}}$$




**Figure 3.**  $\overline{WR}$  Switching Time




The latches are level sensitive. When  $\overline{WR}$  is held low the latches are transparent and the switches respond to the digital inputs. The digital inputs are latched on the rising edge of  $\overline{WR}$ .

**Figure 4.**  $\overline{WR}$  Setup Conditions


## Test Circuits (Cont'd)



**Figure 5.** Charge Injection



**Figure 6.** Off Isolation



**Figure 7.** Channel-to-Channel Crosstalk

## Application Hints<sup>a</sup>

| V+<br>Positive Supply<br>Voltage<br>(V) | V-<br>Negative Supply<br>Voltage<br>(V) | GND<br>(V) | $\overline{WR}$<br>(V) | V <sub>IN</sub><br>Logic Input<br>Voltage<br>V <sub>INH(min)</sub> /V <sub>INL(max)</sub><br>(V) | V <sub>S</sub> or V <sub>D</sub><br>Analog Voltage<br>Range<br>(V) |
|-----------------------------------------|-----------------------------------------|------------|------------------------|--------------------------------------------------------------------------------------------------|--------------------------------------------------------------------|
| 15                                      | -15                                     | 0          | 2.4/0.8                | 2.4/0.8                                                                                          | -15 to 15                                                          |
| 20                                      | -20                                     | 0          | 2.4/0.8                | 2.4/0.8                                                                                          | -20 to 20                                                          |
| 10                                      | -10                                     | 0          | 2.4/0.8                | 2.4/0.8                                                                                          | -10 to 10                                                          |
| 10                                      | -5                                      | 0          | 2.4/0.8                | 2.4/0.8                                                                                          | -5 to 10                                                           |

Notes:

a. Application Hints are for DESIGN AID ONLY, not guaranteed and not subject to production testing.

Applications




Figure 8. μP-Controlled Analog Signal Attenuator

Truth Table

| IN <sub>1</sub> | IN <sub>2</sub> | IN <sub>3</sub> | IN <sub>4</sub> | $\overline{\text{WR}}^{\text{a}}$ | On Switch |
|-----------------|-----------------|-----------------|-----------------|-----------------------------------|-----------|
| 0               | 0               | 0               | 0               | 0                                 | All       |
| 1               | 1               | 1               | 1               | 0                                 | None      |
| 0               | 1               | 1               | 1               | 0                                 | 1         |
| 1               | 0               | 1               | 1               | 0                                 | 2         |
| 1               | 1               | 0               | 1               | 0                                 | 3         |
| 1               | 1               | 1               | 0               | 0                                 | 4         |

Output Attenuation for Figure 8

| WR | IN <sub>1</sub> | IN <sub>2</sub> | IN <sub>3</sub> | IN <sub>4</sub> | Gain   |
|----|-----------------|-----------------|-----------------|-----------------|--------|
| 0  | 0               | 1               | 1               | 1               | 0.1    |
| 0  | 1               | 0               | 1               | 1               | 0.01   |
| 0  | 1               | 1               | 0               | 1               | 0.001  |
| 0  | 1               | 1               | 1               | 0               | 0.0001 |

Notes:  
a.  $\overline{\text{WR}}$  may be held at “0” for temporary operation similar to DG201A/DG201B. With  $\overline{\text{WR}}$  at “0” SW<sub>1</sub> will remain on as long as IN<sub>1</sub> is held at “0”.