

DM1M64DT6/DM1M72DT6 Multibank ED0 EDRAM 1Mb x 64/1Mb x 72 Enhanced DRAM DIMM

Product Specification

Features


- 16Kbytes SRAM Cache Memory for 12ns Random Reads Within Eight Active Pages (Multibank Cache)
- Fast 8Mbyte DRAM Array for 30ns Access to Any New Page
- Write Posting Registers for 12ns Random Writes and Burst Writes Within a Page (Hit or Miss)
- 2Kbyte Wide DRAM to SRAM Bus for 113.6 Gigabytes/Second Cache Fill Rate
- A Hit Pin Outputs Status on On-chip Page Hit/Miss Comparators to Simplify Control

Description

The Enhanced Memory Systems 8MB enhanced DRAM (EDRAM) DIMM module provides a single memory module solution for the main memory or local memory of fast 64-bit embedded computers, communications switches, and other high performance systems. Due to its fast non-interleave architecture, the EDRAM DIMM module supports zero-wait-state burst read or write operation to 83MHz. The EDRAM outperforms conventional SRAM plus DRAM or synchronous DRAM memory systems by minimizing wait states on initial reads (hit or miss) and eliminating writeback delays.

Each 8Mbyte DIMM module has 16Kbytes of SRAM cache organized as eight 256 x 72 row registers with 12ns initial access time. On a cache miss, the fast DRAM array reloads an entire 2Kbyte row register over a 2Kbyte-wide bus in just 18ns for an effective cache fill rate of 113.6 Gbytes/second. During write cycles, a write posting register allows the initial write to be posted as early as 5ns after column address is available. EDRAM supports direct non-interleave page writes at up to 83MHz. An on-chip hit/miss comparator automatically maintains cache coherency during writes.

- On-chip Cache Hit/Miss Comparators Automatically Maintain Cache Coherency on Writes
- Hidden Precharge & Refresh Cycles
- **■** Extended 64ms Refresh Period for Low Standby Power
- CMOS/TTL Compatible I/O and +5 Volt Power Supply
- Output Latch Enable Allows Extended Data Output (EDO) for Faster System Operation




Architecture

The DM1M72DT6 achieves 1Mb x 72 density by mounting 18 512Kx8 EDRAMs, packaged in low profile 44-pin TSOP-II packages on both sides of the multi-layer substrate. Six high drive series terminated buffer chips buffer address and control lines. Twenty-four surface mount capacitors are used to decouple the power supply bus. The DM1M64DT6 contains 16 512Kx8

EDRAMs. The parity data components are not populated. The EDRAM memory module architecture is very similar to two standard 4MB DRAM SIMM modules configured in a 64-bit wide, non-interleave configuration. The EDRAM module adds an integrated cache and cache control logic which allow the cache to operate much like a page mode or static column DRAM.

The EDRAM's SRAM cache is integrated into the DRAM array as tightly coupled row registers. Memory reads always occur from the 256 x 72 cache row register associated with a 1MB segment of DRAM. When the on-chip comparator detects a page hit, only the SRAM is accessed and data is available in 12ns from column address (the /HIT output is low to indicate a page hit). When a page miss is detected, the entire new DRAM row is loaded into cache and data is available at the output within 30ns from row enable (the /HIT output is high to indicate a page miss). Subsequent reads within a page (burst reads or random reads) will continue at 12ns cycle time. Since reads occur from the SRAM cache, the DRAM precharge can occur simultaneously without



degrading performance. The on-chip refresh counter with independent refresh bus allows the EDRAM to be refreshed during cache reads.

Memory writes can be posted as early as 6.5ns after row enable and are directed to the DRAM array. During a write hit, the on-chip address comparator activates a parallel write path to the SRAM cache to maintain coherency. Memory writes do not affect the contents of the cache row register except during write hits.

By integrating the SRAM cache as row registers in the DRAM array and keeping the on-chip control simple, the EDRAM is able to provide superior system performance at less cost, power, and area than systems implemented with complex synchronous SRAM cache, cache controllers, and multilevel data busses.

Functional Description

The EDRAM is designed to provide optimum memory performance with high speed microprocessors. As a result, it is possible to perform simultaneous operations to the DRAM and SRAM cache sections of the EDRAM. This feature allows the EDRAM to hide precharge and refresh operation during reads and maximize hit rate by maintaining page cache contents during write operations even if data is written to another memory page. These capabilities, in conjunction with the faster basic DRAM and cache speeds of the EDRAM, minimize processor wait states.

EDRAM Basic Operating Modes


The EDRAM operating modes are specified in the table.

Hit and Miss Terminology

In this datasheet, "hit" and "miss" always refer to a hit or miss to any of the four pages of data contained in the SRAM cache row registers. There are four cache row registers, one for each of the four banks of DRAM. These registers are specified by the bank select row address bits A_8 and A_9 . The contents of these cache row registers is always equal to the last row that was read from each of the four internal DRAM banks (as modified by any write hit data).

DRAM Read Hit

A DRAM read request is initiated by clocking /RE with W/R low and /F high. The EDRAM will compare the new row address to the last row read address latch for the bank specified by row address bits A_{8-9} (LRR: a 9-bit row address latch for each internal DRAM bank which is reloaded on each /RE active read miss cycle). If the row address matches the LRR, the requested data is already in the SRAM cache and no DRAM memory reference is initiated. The data specified by the row and column address is available at the output pins at the greater of times t_{AC} or t_{CQV} . The /HIT output is driven low at time t_{HV} after /RE to indicate the shorter access time to the external control logic. Since no DRAM activity is initiated, /RE can be brought high after time t_{RE1} , and a shorter precharge time, t_{RP1} ,



is required. Additional locations within the currently active page may be accessed concurrently with precharge by providing new column addresses to the multiplex address inputs. New data is available at the output at time t_{AC} after each column address change in static column mode. During any read cycle, it is possible to operate in either static column mode with /CAL=high or page mode with /CAL clocked to latch the column address. In page mode, data valid time is determined by either t_{AC} and t_{COV} .

DRAM Read Miss

A DRAM read request is initiated by clocking /RE with W/R low and /F high. The EDRAM will compare the new row address to the LRR address latch for the bank specified by row address bits $A_{8.9}$ (LRR: a 9-bit row address latch for each internal DRAM bank which is reloaded on each /RE active read miss cycle). If the row address does not match the LRR, the requested data is not in SRAM cache and a new row is fetched from the DRAM. The EDRAM will load the new row data into the SRAM cache and update the LRR latch. The data at the specified column address is available at the output pins at the greater of times t_{RAC} , t_{AC} , and t_{GQV} . The /HIT output is driven high at time t_{HV} after /RE to indicate the longer access time to the external control logic. /RE may be brought high after time t_{RE} since the new row data is safely latched into SRAM cache. This allows the EDRAM to precharge the DRAM array while data is accessed from SRAM cache. Additional locations within the currently active page may be accessed by providing new column addresses to the multiplex address inputs. New data is available at the output at time t_{AC} after each column address change in static column mode. During any read cycle, it is possible to operate in either static column mode with /CAL=high or page mode with /CAL clocked to latch the column address. In page mode, data valid time is determined by either t_{AC} and t_{CQV} .

DRAM Write Hit

A DRAM write request is initiated by clocking /RE while W/R, /CAL, /WE, and /F are high. The EDRAM will compare the new row address to the LRR address latch for the bank specified by row address bits A₈₋₉ (LRR: a 9-bit row address latch for each internal DRAM bank which is reloaded on each /RE active read miss cycle). If the row address matches the LRR, the EDRAM will write data to both the DRAM page in the appropriate bank and its corresponding SRAM cache simultaneously to maintain coherency. The write address and data are posted to the DRAM as soon as the column address is latched by bringing /CAL low and the write data is latched by bringing /WE low (both /CAL and /WE must be high when initiating the write cycle with the falling edge of /RE). The write

address and data can be latched very quickly after the fall of /RE ($t_{RAH} + t_{ASC}$ for the column address and t_{DS} for the data). During a write burst sequence, the second write data can be posted at time t_{RSW} after /RE. Subsequent writes within a page can occur with write cycle time t_{PC} . With /G enabled and /WE disabled, read operations may be performed while /RE is activated in write hit mode. This allows read-modify-write, write-verify, or random read-write sequences within the page with 12ns cycle times. During a write hit sequence, the /HIT output is driven low. At the end of any write sequence (after /CAL and /WE are brought high and t_{RE} is satisfied), /RE can be brought high to precharge the memory. Cache reads can be performed concurrently with precharge (see "/RE Inactive Operation"). When /RE is inactive, the cache reads will occur from the page accessed during the last /RE active read cycle.

DRAM Write Miss

A DRAM write request is initiated by clocking /RE while W/R, /CAL, /WE, and /F are high. The EDRAM will compare the new row address to the LRR address latch for the bank specified for row address bits A₈₋₉ (LRR: a 9-bit row address latch for each internal DRAM bank which is reloaded on each /RE active read miss cycle). If the row address does not match any of the LRRs, the EDRAM will write data to the DRAM page in the appropriate bank and the contents of the current cache is not modified. The write address and data are posted to the DRAM as soon as the column address is latched by bringing /CAL low and the write data is latched by bringing /WE low (both /CAL and /WE must be high when initiating the write cycle with the falling edge of /RE). The write address and data can be latched very quickly after the fall of /RE ($t_{RAH} + t_{ASC}$ for the column address and t_{DS} for the data). During a write burst sequence, the second write data can be posted at time t_{RSW} after /RE. Subsequent writes within a page can occur with write cycle time t_{PC}. During a write miss sequence, the /HIT output is driven high, cache reads are inhibited, and the output buffers are disabled (independently of /G) until time t_{WRR} after /RE goes high. At the end of a write sequence (after /CAL and /WE are brought high and t_{RE} is satisfied), /RE can be brought high to precharge the memory. Cache reads can be performed concurrently with the precharge (see "/RE Inactive Operation"). When /RE is inactive, the cache reads will occur from the page accessed during the last /RE active read cycle.

/RE Inactive Operation

Data may be read from the SRAM cache without clocking /RE. This capability allows the EDRAM to perform cache read operations during precharge and refresh cycles to minimize wait states. It is only necessary to select /S and /G and provide the

EDRAM Basic Operating Modes

Function	/S	/RE	W/R	/F	A ₀₋₁₀	Comment
Read Hit	L	\	L	Н	Row = LRR	No DRAM Reference, Data in Cache
Read Miss	L	\	L	Н	Row ≠ LRR	DRAM Row to Cache
Write Hit	L	\	Н	Н	Row = LRR	Write to DRAM and Cache, Reads Enabled
Write Miss	L	\	Н	Н	Row ≠ LRR	Write to DRAM, Cache Not Updated, Reads Disabled
Internal Refresh	Х	\	Х	L	Х	
Low Power Standby	Н	Н	Х	Х	Х	Standby Current
Unallowed Mode	Н	L	Х	Н	Х	

H = High; L = Low; X = Don't Care; ↓ = High-to-Low Transition; LRR = Last Row Read

appropriate column address to read data as shown in the table below. In this mode of operation, the cache reads will occur from the page and bank accessed during the last /RE active read cycle. To perform a cache read in static column mode, /CAL is held high, and the cache contents at the specified column address will be valid at time t_{AC} after address is stable. To perform a cache read in page mode, /CAL is clocked to latch the column address. When /RE is inactive, the hit pin is not driven and is in a high impedance state.

This option is desirable when the external control logic is capable of fast hit/miss comparison. In this case, the controller can avoid the time required to perform row/column multiplexing on hit cycles.

Function	/S	/G	/CAL	A ₀₋₇
Cache Read (Static Column)	L	L	Н	Col Adr
Cache Read (Page Mode)	L	L	‡	Col Adr

EDO Mode and Output Latch Enable Operation

The QLE and /CAL inputs can be used to create extended data output (EDO) mode timings in either static column or page modes. The DM1M72DT6 has an output latch enable (QLE) for each logical bank that can be used to extend the data output valid time. The output latch enable operates as shown in the following table.

When QLE is low, the latch is transparent and the EDRAM operates identically to the standard EDRAMs. When /CAL is high during a static column mode read, the QLE input can be used to latch the output to extend the data output valid time. QLE can be held high during page mode reads. In this case, the data outputs are latched while /CAL is high and open when /CAL is not high.

QLE	/CAL	Comments	
L	Х	Output Transparent	
‡	Н	Output Latched When QLE=H (Static Column EDO)	
Н	‡	Output Latched When /CAL=H (Page Mode EDO)	

Write-Per-Bit Operation

The DM1M72 DIMM offers a write-per-bit capability to selectively modify individual parity bits (DQ $_{8,\,17,\,26,\,35,\,44,\,53,\,62,\,71}$) for byte write operations. The parity devices (DM2213) are selected via /CALA $_{8}$ /CALB $_{8}$. Byte write selection to non-parity bits is accomplished via /CALA $_{0.7}$ /CALB $_{0.7}$. The bits to be written are determined by a bit mask data word which is placed on the parity I/O data pins prior to clocking /RE. The logic one bits in the mask data select the bits to be written. As soon as the mask is latched by /RE, the mask data is removed and write data can be placed on the data bus. The mask is only specified on the /RE transition. During page mode burst write operations, the same mask is used for all write operations.

ECC Operation

The DM1M72DT6-xxN supports error correction coding (ECC) by replacing the parity chips with normal DM2203 devices. This version does not support write-per-bit parity operation.

Internal Refresh

If /F is active (low) on the assertion of /RE, an internal refresh cycle is executed. This cycle refreshes the row address supplied by an internal refresh counter. This counter is incremented at the end of the cycle in preparation for the next /F refresh cycle. At least 1,024 /F cycles must be executed every 64ms. /F refresh cycles can be hidden because cache memory can be read under column address control throughout the entire /F cycle. /F cycles are the only active cycles where /S can be disabled.

/RE Only Refresh Operation

Although /F refresh using the internal refresh counter is the recommended method of EDRAM refresh, an /RE only refresh may be performed using an externally supplied row address. /RE refresh is performed by executing a *write cycle* (W/R, /G, and /F are high) where /CAL is not clocked. This is necessary so that the current cache contents and LRR are not modified by the refresh operation. All combinations of addresses A_{0-9} must be sequenced every 64ms refresh period. A_{10} does not need to be cycled. Read refresh cycles are not allowed because a DRAM refresh cycle does not occur when a read refresh address matches the LRR address latch.

Low Power Mode

The EDRAM enters its low power mode when /S is high. In this mode, the internal DRAM circuitry is powered down to reduce standby current.

Initialization Cycles

A minimum of eight /RE active initialization cycles (read, write, or refresh) are required before normal operation is guaranteed. Following these start-up cycles, two read cycles to different row addresses must be performed for each of the four internal banks of DRAM to initialize the internal cache logic. Row address bits A₈ and A₉ define the four internal DRAM banks.

Unallowed Mode

Read, write, or /RE only refresh operations must not be performed to unselected memory banks by clocking /RE when /S is high.

Reduced Pin Count Operation

Although it is desirable to use all EDRAM control pins to optimize system performance, the interface to the EDRAM may be simplified to reduce the number of control lines by either tying pins to ground or by tying one or more control inputs together. The QLE inputs can be tied low if output latching is not required, or it can be tied high if "extended data out" (hyper page mode) is required. The /HIT output pin is not necessary for device operation. The W/R and /G inputs can be tied together if reads are not required during a write hit cycle. The simplified control interface still allows the fast page read/write cycle times, fast random read/ write times, and hidden precharge functions available with the EDRAM.

Pin Descriptions

$/RE_{0-1}$ — Row Enable

These inputs are used to initiate DRAM read and write operations and latch a row address. It is not necessary to clock /RE to read data from the EDRAM SRAM row register. On read operations, /RE can be brought high as soon as data is loaded into cache to allow early precharge.

/CALA_{0-8.} /CALB₀₋₈ — Column Address Latch

These inputs are used to latch the column address and in combination with /WE to trigger write operations. When /CAL is high, the column address latch is transparent. When /CAL is low, the column address latch contains the address present at the time /CAL went low. Individual /CAL inputs are provided for each byte of EDRAM to allow byte write capability.

W/R — Write/Read

This input along with /F input specifies the type of DRAM operation initiated on the low going edge of /RE. When /F is high, W/R specifies either a write (logic high) or read operation (logic low).

/F — Refresh

This input will initiate a DRAM refresh operation using the internal refresh counter as an address source when it is low on the low going edge of /RE.

/WE_{0.1} — Write Enable

This input controls the latching of write data on the input data pins. A write operation is initiated when both the /CAL for the specified byte and /WE are low.

$/G_{0.1}$ — Output Enable

This input controls the gating of read data to the output data pins during read operations.

/S_{0,1} — Chip Select

This input is used to power up the I/O and clock circuitry. When /S is high, the EDRAM remains in a powered-down condition. Read or write cycles must not be executed when /S is high. /S must remain low throughout any read or write operation. Only /F refresh operation can be executed when, /S is not enabled.

DQ₀₋₇₁ — Data Input/Output

These CMOS/TTL bidirectional data pins are used to read and write data to the EDRAM. On the DM2213 write-per-bit memory, these pins are also used to specify the bit mask used during write operations.

*A*₀₋₁₀ — *Multiplex Address*

These inputs are used to specify the row and column addresses of the EDRAM data. The 11-bit row address is latched on the falling edge of /RE. The 8-bit column address can be specified at any other time to select read data from the SRAM cache or to specify the write column address during write cycles.

$QLE_{0.1}$ — Output Latch Enable

This input enables the EDRAM output latches. When QLE is low, the output latch is transparent. Data is latched when both /CAL and QLE are high. This allows output data to be extended during either static column or page mode read cycles.

/HIT — Hit Pin

This output pin will be driven during /RE active read or write cycles to indicate the hit/miss status of the cycle.

PD — Presence Detect

This output will indicate if the DIMM module is inserted in a socket. When a DIMM is inserted, this pin is grounded. When no DIMM is present, the pin is open.

V_{CC} Power Supply

These inputs are connected to the +5 volt power supply.

V_{SS} Ground

These inputs are connected to the power supply ground connection.

Pinout

Pin No.	Function	Interconnect (Component Pin)	Organization
1	Vss	, ,	Ground
2	DQ ₀	U1-4, U21-4	Byte 0, I/O 0
3	DQ ₁	U1-6, U21-6	Byte 0, I/O 1
4	DQ ₂	U1-7, U21-7	Byte 0, I/O 2
5	DQ ₃	U1-9, U-21-9	Byte 0, I/O 3
6	V _{DD}		+5 Volts
7	DQ ₄	U1-13, U21-13	Byte 0, I/O 4
8	DQ ₅	U1-15, U21-15	Byte 0, I/O 5
9	DQ ₆	U1-16, U21-16	Byte 0, I/O 6
10	DQ ₇	U1-18, U21-18	Byte 0, I/O 7
11	DQ ₈	U5-4, U17-4	Parity, I/O 0
12	V _{SS}		Ground
13	DQ ₉	U3-4, U19-4	Byte 1, I/O 0
14	DQ ₁₀	U3-6, U19-6	Byte 1, I/O 1
15	DQ ₁₁	U3-7, U19-7	Byte 1, I/O 2
16	DQ ₁₂	U3-9, U19-9	Byte 1, I/O 3
17	DQ ₁₃	U3-13, U19-13	Byte 1, I/O 4
18	V _{DD}		+5 Volts
19	DQ ₁₄	U3-15, U19-15	Byte 1, I/O 5
20	DQ ₁₅	U3-16, U19-16	Byte 1 I/O 6
21	DQ ₁₆	U3-18, U19-18	Byte 1 I/O 7
22	DQ ₁₇	U5-6, U17-6	Parity, I/O 1
23	V _{SS}		Ground
24	V _{SS}		Ground
25	V_{DD}		+5 Volts
26	V _{DD}		+5 Volts
27	/WE ₀	U10A-8	Write Enable, Bank 0
28	/CALA0	U1-32	Byte 0 /CAL, Bank 0
29	/CALA2	U6-32	Byte 2 /CAL, Bank 0
30	/S ₀	U10A-14	Chip Select, Bank 0
31	/G ₀	U10B-15	Output Enable, Bank 0
32	V _{SS}		Ground
33	A ₀	U10B-21, U24A-8	Address 0
34	A ₂	U11A-8, U23B-21	Address 2
35	A ₄	U11A-14, U23B-15	Address 4
36	A ₆	U11B-15, U23A-14	Address 6
37	A ₈	U11B-21, U23A-8	Address 8
38	A ₁₀	U11C-36, U23D-49	Address 10
39	N.C.		
40	V _{DD}		+5 Volts
41	V _{DD}		+5 Volts
42	QLE ₀	U12A-8	Output Latch Enable, Bank 0


Pin No.	Function	Interconnect (Component Pin)	Organization
85	V_{SS}	-	Ground
86	DQ ₃₆	U2-4, U20-4	Byte 4, I/O 0
87	DQ ₃₇	U2-6, U20-6	Byte 4, I/O 1
88	DQ ₃₈	U2-7, U20-7	Byte 4, I/O 2
89	DQ ₃₉	U2-9, U20-9	Byte 4 I/O 3
90	V _{DD}		+5 Volts
91	DQ ₄₀	U2-13, U20-13	Byte 4 I/O 4
92	DQ ₄₁	U2-15, U20-15	Byte 4 I/O 5
93	DQ ₄₂	U2-16, U20-16	Byte 4, I/O 6
94	DQ ₄₃	U2-18, U20-18	Byte 4, I/O 7
95	DQ 44	U5-13, U17-13	Parity, I/O 4
96	V_{SS}		Ground
97	DQ ₄₅	U4-4, U18-4	Byte 5, I/O 0
98	DQ 46	U4-6, U18-6	Byte 5, I/O 1
99	DQ ₄₇	U4-7, U18-7	Byte 5, I/O 2
100	DQ ₄₈	U4-9, U18-9	Byte 5, I/O 3
101	DQ ₄₉	U4-13, U18-13	Byte 5, I/O 4
102	V _{DD}		+5 Volts
103	DQ ₅₀	U4-15, U18-15	Byte 5, I/O 5
104	DQ ₅₁	U4-16, U18-16	Byte 5, I/O 6
105	DQ ₅₂	U4-18, U18-18	Byte 5, I/O 7
106	DO ₅₃	U5-15, U17-15	Parity, I/O 5
107	V _{SS}		Ground
108	V _{SS}		Ground
109	V _{DD}		+5 Volts
110	V_{DD}		+5 Volts
111	/F	U10D-49, U24C-36	Refresh Pin
112	/CALA1	U3-32	Byte 1 /CAL, Bank 0
113	/CALA3	U8-32	Byte 3 /CAL, Bank 0
114	/S ₁	U24B-15	Chip Select, Bank 1
115	W/R	U10D-43, U24C-42	Write/Read Mode
116	V _{SS}	021012	Ground
117	A ₁	U10C-42, U24D-43	Address 1
118	A ₃	U10C-36, U24D-49	Address 3
119	A ₅	U11D-49, U23C-36	Address 5
120	A ₇	U11D-43, U23C-42	Address 7
121	A ₉	U11C-42, U23D-43	Address 9
122	N.C.	0230-43	
123	N.C.		
124	V _{DD}		+5 Volts
125	QLE ₁	U22B-21	Output Latch Enable, Bank 1
126	N.C.	N.C.	
	I	I	

Pinout

Pin No.	Function	Interconnect (Component Pin)	Organization
43	V _{SS}		Ground
44	/G ₁	U24A-14	Output Enable, Bank 1
45	/RE ₀	U12A-14	Row Enable, Bank 0
46	/CALA4	U2-32	Byte 4 /CAL, Bank 0
47	/CALA6	U7-32	Byte 6 /CAL, Bank 0
48	/WE ₁	U24B-48	Write Enable, Bank 1
49	V _{DD}		+5 Volts
50	V _{DD}		+5 Volts
51	V_{SS}		Ground
52	DQ ₁₈	U6-4, U16-4	Byte 2, I/O 0
53	DQ ₁₉	U6-6, U16-6	Byte 2, I/O 1
54	V _{SS}		Ground
55	DQ ₂₀	U6-7, U16-7	Byte 2, I/O 2
56	DQ ₂₁	U6-9, U16-9	Byte 2, I/O 3
57	DQ ₂₂	U6-13, U16-13	Byte 2, I/O 4
58	DQ ₂₃	U6-15, U16-15	Byte 2, I/O 5
59	V _{DD}		+5 Volts
60	DQ ₂₄	U6-16, U16-16	Byte 2, I/O 6
61	PD		Ground
62	CALB ₈	U17-32	Parity /CAL, Bank 1
63	N.C.	U12B-21, U22A-8	
64	V_{SS}		Ground
65	DQ ₂₅	U6-18, U16-18	Byte 2, I/O 7
66	DQ ₂₆	U5-7, U17-7	Parity, I/O 2
67	DQ ₂₇	U8-4, U14-4	Byte 3, I/O 0
68	V _{SS}		Ground
69	DQ ₂₈	U8-6, U14-6	Byte 3, I/O 1
70	DQ ₂₉	U8-7, U14-9	Byte 3, I/O 2
71	DQ ₃₀	U8-9 U14-9	Byte 3, I/O 3
72	DQ ₃₁	U8-13 U14-13	Byte 3, I/O 4
73	V _{DD}		+5 Volts
74	DO ₃₂	U8-15, U14-15	Byte 3, I/O 5
75	DQ ₃₃	U8-16, U14-16	Byte 3, I/O 6
76	DQ ₃₄	U8-18, U14-18	Byte 3, I/O 7
77	DQ ₃₅	U5-9, U17-9	Parity, I/O 3
78	V _{SS}		Ground
79	/CALB0	U21-32	Byte 0 /CAL, Bank 1
80	/CALB2	U16-32	Byte 2 /CAL, Bank 1
81	/CALB4	U20-32	Byte 4 /CAL, Bank 1
82	/CALB6	U15-32	Byte 6 /CAL, Bank 1
83	V _{DD}		+5 Volts
84	V _{DD}		+5 Volts

Pin No.	Function	Interconnect (Component Pin)	Organization
127	V_{SS}	-	Ground
128	V _{SS}		Ground
129	/RE ₁	U22B-15	Row Enable, Bank 1
130	/CALA5	U4-32	Byte 5 /CAL, Bank 0
131	/CALA7	U9-32	Byte 7 /CAL, Bank 0
132	/CALA8	U5-32	Parity /CAL, Bank 0
133	V _{DD}		+5 Volts
134	V _{DD}		+5 Volts
135	V_{SS}		Ground
136	DQ ₅₄	U7-4, U15-4	Byte 6, I/O 0
137	DQ ₅₅	U7-6, U15-6	Byte 6, I/O 1
138	V _{SS}		Ground
139	DQ ₅₆	U7-7, U15-7	Byte 6, I/O 2
140	DQ ₅₇	U7-9, U15-9	Byte 6, I/O 3
141	DQ ₅₈	U7-13, U15-13	Byte 6, I/O 4
142	DQ ₅₉	U7-15, U15-15	Byte 6, I/O 5
143	V _{DD}		+5 Volts
144	DQ ₆₀	U7-16, U15-16	Byte 6, I/O 6
145	/Hit	U12C-36, U22D-49	Hit Output
146	N.C.	U12C-42, U22D-43	
147	N.C.	U12B-15, U22A-14	
148	V_{SS}		Ground
149	DQ ₆₁	U7-18, U15-18	Byte 6, I/O 7
150	DQ ₆₂	U5-16, U17-16	Parity, I/O 6
151	DQ ₆₃	U9-4, U13-4	Byte 7, I/O 0
152	V _{SS}		Ground
153	DQ ₆₄	U9-4, U13-4	Byte 7, I/O 1
154	DQ ₆₅	U9-7 U13-7	Byte 7, I/O 2
155	DQ ₆₆	U9-9 U13-9	Byte 7, I/O 3
156	DQ ₆₇	U9-13 U13-13	Byte 7, I/O 4
157	V _{SS}		+5 Volts
158	DQ ₆₈	U9-15 U13-15	Byte 7, I/O 5
159	DQ ₆₉	U9-16 U13-16	Byte 7, I/O 6
160	DQ ₇₀	U9-18 U13-18	Byte 7, I/O 7
161	DQ ₇₁		Parity, I/O 7
162	V _{SS}		Ground
163	/CALB1	U19-32	Byte 1 /CAL, Bank 1
164	/CALB3	U14-32	Byte 3 /CAL, Bank 3
165	/CALB5	U18-32	Byte 5 /CAL, Bank 5
166	/CALB7	U13-32	Byte 7 /CAL, Bank 7
167	V _{DD}		+5 Volts
168	V _{DD}		+5 Volts

Buffer Diagrams



Note: Address and control buffers add a minimum of 1.5ns and a maximum of 3.8ns delay to each signal path.

Buffer Diagrams DIMM Edge Connector U11C U10B 34 A10 Bank0A 16 /G Bank0A 33 A10 Bank0B /G Bank0B 38 <u>A10 36</u> /G0 31 A10 Bank0C /G Bank0C 20 /G Bank0D 30 A10 Bank0D 41 A9 Bank0A 23 A0 Bank0A 40 A9 Bank0B 24 A0 Bank0B |33 | A0 21 121|<u>A9 42</u> A9 Bank0C 26 A0 Bank0C 37 A9 Bank0D A0 Bank0D 28 U11D U10C 48 A7 Bank0A 34 A3 Bank0A A7 Bank0B A3 Bank0B 120 <u>A7 43</u> |118|<u>A3 36</u> A7 Bank0C A3 Bank0C 44 A7 Bank0D 30 A3 Bank0D 55 A5 Bank0A 41 A1 Bank0A 40 A5 Bank0B A1 Bank0B |117|<u>A1 42</u> |119|<u>A5 49</u> A5 Bank0C 38 A1 Bank0C 51 A5 Bank0D 37 A1 Bank0D U10A U10D IDT74FCT162344ETPA 48 W/R Bank0A /WE Bank0A VDD 47 W/R Bank0B /WE Bank0B 115|<u>W/R 4</u>3 11 Vcc 45 W/R Bank0C /WE Bank0C <u>|22</u> | Vcc <u>18</u> _ /WE Bank0D 44 W/R Bank0D 25 35 Vcc 55 /F BankOA /S Bank0A 32 <u>√50</u> Vcc 54 /S Bank0B /F Bank0B 39 |30|-/S Bank0C /F Bank0C 46 .22µf 13 /S Bank0D 51 /F BankOD


Note: Address and control buffers add a minimum of 1.5ns and a maximum of 3.8ns delay to each signal path.

Buffer Diagrams DIMM Edge Connector U22B U22C 34 23 QLE Bank1A N.C. 33 24 QLE Bank1B N.C. 125 OLE 1 36 28 QLE Bank1C N.C. 31 30 27 QLE Bank1D N.C. 16 /RE Bank1A 41 N.C. 40 17 /RE Bank01B N.C. |129|<u>/RE 1</u> 19 /RE Bank1C 38 N.C. 20 /RE Bank1D 37 N.C. ⁷28 U22A U23B 2 BMO Bank1A 23 A2 Bank1A 3 BMO Bank1B 24 A2 Bank1B 34 <u>A2 2</u>1 |147|-5 BMO Bank1C 26 A2 Bank1C 6 BMO Bank1D 27 A2 Bank1D BE Bank1A 16 A4 Bank1A 10 BE Bank1B 17 A4 Bank1B |35|<u>A4 15</u> 63 12 BE Bank1C 19 A4 Bank1C 13 BE Bank1D 20 A4 Bank1D VDD \Diamond ¹⁄28 U22D U23A 55 BM2 Bank1A A6 Bank1A 54 BM2 Bank1B 10 A6 Bank11 |36 <u>| A6 14</u> 145 52 BM2 Bank1C 12 A6 Bank1C 51 BM2 Bank1D 13 A6 Bank1D 48 BM1 Bank1A A8 Bank1A 47 BM1 Bank1B A8 Bank1B 146 A8 8 |37|_ 45 BM1 Bank1C A8 Bank1C 44 BM1 Bank1D A8 Bank1D VDD ♀ [°]58

Note: Address and control buffers add a minimum of 1.5ns and a maximum of 3.8ns delay to each signal path.

Buffer Diagrams DIMM Edge Connector U23D U24A 55 A10 Bank1A /G Bank1A 54 A10 Bank1B 10 /G Bank1B |44|<mark>/G1 14</mark> |38|<u>A10 49</u> /G Bank1C 52 A10 Bank1C 51 A10 Bank1D /G Bank1D 48 A9 Bank1A A0 Bank1A 47 <u>A9 Bank1B</u> A0 Bank1B 121|<u>A9 43</u> 8 0A |33 |-45 A9 Bank1C A0 Bank1C 44 A9 Bank1D A0 Bank1D U23C U24D 41 A7 Bank1A A3 Bank1A A7 Bank1B 54 A3 Bank1B |120|<u>A7 42</u> 118 <u>A3 49</u> 38 A7 Bank1C 52 A3 Bank1C 37 A7 Bank1D 5<u>1 A3 Bank1D</u> 34 A5 Bank1A 48 A1 Bank1A A5 Bank1B 47 A1 Bank1B |117|<u>A1 43</u> |119|<u>A5 36</u> A5 Bank1C A1 Bank1C 30 A5 Bank1D 44 A1 Bank1D 58 IDT74FCT162344ETPA U24B U24C VDD 23 /WE Bank1A 41 W/R Bank1A 24 /WE Bank1B 40 W/R Bank1B Vcc 11 |115|<u>|W/R 4</u>2 26 /WE Bank1C 38 W/R Bank1C 18 22 Vcc 27 /WE Bank1D 37 W/R Bank1D 25 35 Vcc 16 /S Bank1A /F Bank1A 32 50 Vcc 17 /S Bank1B /F Bank1B 39 |114|<u>/S1 15</u> 19 /S Bank1C /F Bank1C 46 .22µf 20 30 /S Bank1D /F Bank1D 29 28 Note: Address and control buffers add a minimum of 1.5ns and a maximum of 3.8ns delay to each signal path.


Interconnect Diagram - Bank 0 (Components Mounted on Front Side)



Note: For reference to buffer connection, append bank name to address or clock name, i.e., A10 + Bank 0A = A10BANK0A. Refer to Buffer Interconnect Diagram for detailed buffer connections. DQ0-71 and /CALA0-8 are directly connected to pins.

^{*} Not Present on DM1M64

Interconnect Diagram - Bank 1 (Components Mounted on Back Side)



Note: For reference to buffer connection, append bank name to address or clock name, i.e., A10 + Bank 1A = A10BANK1A. Refer to Buffer Interconnect Diagram for detailed buffer connections. DQ0-71 and /CALB0-8 are directly connected to pins.

^{*} Not Present on DM1M64

Pin Names

Pin Names	Function	
A ₀₋₁₀	Address Inputs	
/RE _{0,1}	Row Enable	
DQ ₀₋₇₁	Data In/Data Out	
/CALA ₀₋₈ , /CALB ₀₋₈	Column Address Latch	
W/R	Write/Read Control	
V _{CC}	Power (+5V)	
V _{SS}	Ground	

Pin Names	Function		
/WE _{0,1}	Write Enable		
/G _{0,1}	Output Enable		
/F	Refresh Control		
/S _{0,1}	Chip Select		
/HIT	Hit Output		
QLE _{0,1}	Output Latch Enable		
NC	Not Connected		

Absolute Maximum Ratings (Beyond Which Permanent Damage Could Result)


Description	Ratings
Input Voltage (V _{IN})	- 1 ~ V _{CC} +1
Output Voltage (V _{OUT})	- 1 ~ V _{CC} +1
Power Supply Voltage (V _{CC})	- 1 ~ 7v
Ambient Operating Temperature (T _A)	-40 ~ +70°C
Storage Temperature (T _S)	-55 ~ 150°C
Static Discharge Voltage (Per MIL-STD-883 Method 3015)	Class 1
Short Circuit O/P Current (I _{OUT})	50mA*


Capacitance

Description	Max	Pins
Input Capacitance	18pf	A ₀₋₁₀
Input Capacitance	16pf	/CAL ₀₋₈
Input Capacitance	12pf	/G, QLE
Input Capacitance	18pf	W/R, /F
I/O Capacitance	20pf	DQ ₀₋₇₁
Input Capacitance	16pf	/RE, /S
Input Capacitance	16pf	/HIT

 $V_{IN}\mbox{ Timing Reference Point at }V_{IL}\mbox{ and }V_{IH}$ $V_{\mbox{OUT}}$ Timing Referenced to 1.5 Volts

AC Test Load and Waveforms





Input Waveforms

^{*}One output at a time; short duration.

Electrical Characteristics

 $T_A = 0 - 70^{\circ}C$ (Commercial)

Symbol	Parameters	Min	Max	Test Conditions
V_{CC}	Supply Voltage	4.75V	5.25V	All Voltages Referenced to V _{SS}
V _{IH}	Input High Voltage	2.4V	V _{CC} +1	
V _{IL}	Input Low Voltage	-1.0V	0.8V	
V _{OH}	Output High Level	2.4V	_	I _{OUT} = - 5mA
V _{OL}	Output Low Level	_	0.4V	I _{OUT} = 4.2mA
V _{i(L)}	Input Leakage Current	-180µA	180µA	0V ≤ V _{IN} ≤ 6.5V, All Other Pins Not Under Test = 0V
V _{0(L)}	Output Leakage Current	-180µA	180µA	$0V \le V_{IN}$, $0V \le V_{OUT} \le 5.5V$

DM1M72DT6

Symbol	Operating Current	33MHz Typ ⁽¹⁾	-12 Max	-15 Max	Test Condition	
I _{CC1}	Random Read	1350mA	2913mA	2328mA	/RE, /CAL, /G and Addresses Cycling: $t_{\rm C}$ = $t_{\rm C}$ Minimum	
I _{CC2}	Fast Page Mode Read	945mA	2184mA	1734mA	/CAL, /G and Addresses Cycling: $t_{PC} = t_{PC}$ Minimum	
I _{CC3}	Static Column Read	855mA	1869mA	1509mA	/G and Addresses Cycling: t _{AC} = t _{AC} Minimum	
I _{CC4}	Random Write	1575mA	2589mA	2049mA	/RE, /CAL, /WE and Addresses Cycling: $t_C = t_C$ Minimum	
I _{CC5}	Fast Page Mode Write	810mA	2094mA	1644mA	/CAL, /WE and Addresses Cycling: $t_{PC} = t_{PC}$ Minimum	
I _{CC6}	Standby	21mA	21mA	21mA	All Control Inputs Stable \geq V _{CC} - 0.2V, Outputs Driven	
I _{CCT}	Average Typical Operating Current	630mA	_	_	See "Estimating EDRAM Operating Power" Application Note	1

DM1M64DT6

Symbol	Operating Current	33MHz Тур ⁽¹⁾	-12 Max	-15 Max	Test Condition		
I _{CC1}	Random Read	1239mA	2687mA	2147mA	/RE, /CAL, /G and Addresses Cycling: $t_{\rm C}$ = $t_{\rm C}$ Minimum		
I _{CC2}	Fast Page Mode Read	879mA	2039mA	1619mA	/CAL, /G and Addresses Cycling: t _{PC} = t _{PC} Minimum	2, 4	
I _{CC3}	Static Column Read	799mA	1759mA	1419mA	/G and Addresses Cycling: t _{AC} = t _{AC} Minimum	2, 4	
I _{CC4}	Random Write	1439mA	2399mA	1899mA	/RE, /CAL, /WE and Addresses Cycling: $t_C = t_C$ Minimum		
I _{CC5}	Fast Page Mode Write	759mA	1959mA	1539mA	/CAL, /WE and Addresses Cycling: $t_{PC} = t_{PC}$ Minimum	2, 4	
I _{CC6}	Standby	19mA	19mA	19mA	All Control Inputs Stable ≥ V _{CC} - 0.2V, Outputs Driven		
Ісст	Average Typical Operating Current	424mA	_	_	See "Estimating EDRAM Operating Power" Application Note	1	

^{(1) &}quot;33MHz Typ" refers to worst case I_{CC} expected in a system operating with a 33MHz memory bus. See power applications note for further details. This parameter is not 100% tested


⁽²⁾ I_{CC} is dependent on cycle rates and is measured with CMOS levels and the outputs open. (3) I_{CC} is measured with a maximum of one address change while /RE = V_{IL} (4) I_{CC} is measured with a maximum of one address change while /CAL = V_{IH}


		_	-12 -1			
Symbol	Description	Min	Max	Min	Мах	Units
t _{AC} ⁽¹⁾	Column Address Access Time		12		15	ns
t _{ACH}	Column Address Valid to /CAL Inactive (Write Cycle)	12		15		ns
t _{ACI}	Address Valid to /CAL Inactive (QLE High)	12		15		ns
t _{AHQ}	Column Address Hold From QLE High (/CAL=H)	0		0		ns
t _{AQH}	Address Valid to QLE High	12		15		ns
t _{AQX}	Column Address Change to Output Data Invalid	5		5		ns
t _{ASC}	Column Address Setup Time	5		5		ns
t _{ASR}	Row Address Setup Time	5		5		ns
t _C	Row Enable Cycle Time	55		65		ns
t _{C1}	Row Enable Cycle Time, Cache Hit (Row=LRR), Read Cycle Only	20		25		ns
t _{CAE}	Column Address Latch Active Time	5		6		ns
t _{CAH}	Column Address Hold Time	0		0		ns
t _{CH}	Column Address Latch High Time (Latch Transparent)	5		5		ns
t _{CHR}	/CAL Inactive Lead Time to /RE Inactive (Write Cycles Only)	-2		-2		ns
t _{CHW}	Column Address Latch High to Write Enable Low (Multiple Writes)	0		0		ns
t _{CLV}	Column Address Latch Low to Data Valid (QLE High)		7		7	ns
t _{CQH}	Column Address Latch Low to Data Invalid (QLE High)	0		0		ns
t _{CQV}	Column Address Latch High to Data Valid		15		15	ns
t _{CQX}	Column Address Latch Inactive to Data Invalid	5		5		ns
t _{CRP}	Column Address Latch Setup Time to Row Enable	5		5		ns
t _{CWL}	/WE Low to /CAL Inactive	5		5		ns
t _{DH}	Data Input Hold Time	0		0		ns
t _{DMH}	Mask Hold Time From Row Enable (Write-Per-Bit)	1		1.5		ns
t _{DMS}	Mask Setup Time to Row Enable (Write-Per-Bit)	5		5		ns
t _{DS}	Data Input Setup Time	5		5		ns
t _{GQV} ⁽¹⁾	Output Enable Access Time		5		5	ns
t _{GQX} ^(2,3)	Output Enable to Output Drive Time	0	5	0	5	ns
$t_{GQZ}^{(4,5)}$	Output Turn-Off Delay From Output Disabled (/G↑)	0	5	0	5	ns
t _{HV}	Hit Valid From Row Enable		5		5	ns
t _{HZ}	Hit Turn-Off From Row Enable Going High	0		0		ns
t _{MH}	/F and W/R Mode Select Hold Time	0		0		ns
t _{MSU}	/F and W/R Mode Select Setup Time	5		5		ns
t _{NRH}	/CAL, /G, and /WE Hold Time For /RE-Only Refresh	0		0		ns
t _{NRS}	/CAL, /G, and /WE Setup Time For /RE-Only Refresh	5		5		ns
t _{PC}	Column Address Latch Cycle Time	12		15		ns
t _{QCI}	QLE High to /CAL Inactive	0		0		ns
t _{QH}	QLE High Time	5		5		ns


 $\textbf{\textit{Switching Characteristics}} \quad \text{Note: These parameters do not include buffer delays.} \quad \text{See pages 2-170-3 for derating factors.} \\ V_{CC} = 5V \pm 5\%, \ T_A = 0 \text{ to } 70^{\circ}\text{C}, \ C_L = 50 \text{pf} \text{ to } 70^{\circ}\text{C}, \ C_L = 5$


Cumbal	Dogwinking		-12		-15	
Symbol	Description	Min	Max	Min	Max	Units
t _{QL}	QLE Low Time	5		5		ns
t _{QQH}	Data Hold From QLE Inactive	2		2		ns
t _{QQV}	Data Valid From QLE Low		7.5		7.5	ns
t _{RAC} ⁽¹⁾	Row Enable Access Time, On a Cache Miss		30		35	ns
t _{RAC1} ⁽¹⁾	Row Enable Access Time, On a Cache Hit (Limit Becomes t _{AC})		15		17	ns
t _{RAH}	Row Address Hold Time	1		1.5		ns
t _{RE}	Row Enable Active Time	30	100000	35	100000	ns
t _{RE1}	Row Enable Active Time, Cache Hit (Row=LRR) Read Cycle	8		10		ns
t _{REF}	Refresh Period		64		64	ms
t _{RGX}	Output Enable Don't Care From Row Enable (Write, Cache Miss), DQ = Hi-Z	9		10		ns
t _{RQX1} (2,5)	Row Enable High to Output Turn-On After Write Miss	0	12		15	ns
t _{RP}	Row Precharge Time	20		25		ns
t _{RP1}	Row Precharge Time, Cache Hit (Row=LRR) Read Cycle	8		10		ns
t _{RRH}	Write Enable Don't Care From Row Enable (Write Only)	0		0		ns
t _{RSH}	Last Write Address Latch to End of Write	12		15		ns
t _{RSW}	Row Enable to Column Address Latch Low For Second Write	35		40		ns
t _{RWL}	Last Write Enable to End of Write	12		15		ns
t _{SC}	Column Address Cycle Time	12		15		ns
t _{SHR}	Select Hold From Row Enable	0		0		ns
t _{SQV} ⁽¹⁾	Chip Select Access Time		12		15	ns
t _{SQX} ^(2,3)	Output Turn-On From Select Low	0	12	0	15	ns
t _{SQZ} ^(4,5)	Output Turn-Off From Chip Select	0	8	0	10	ns
t _{SSR}	Select Setup Time to Row Enable	5		5		ns
t _T	Transition Time (Rise and Fall)	1	10	1	10	ns
t _{WC}	Write Enable Cycle Time	12		15		ns
t _{WCH}	Column Address Latch Low to Write Enable Inactive Time	5		5		ns
t _{WHR} ⁽⁶⁾	Write Enable Hold After /RE	0		0		ns
t _{WI}	Write Enable Inactive Time	5		5		ns
t _{WP}	Write Enable Active Time	5		5		ns
t _{WQV} ⁽¹⁾	Data Valid From Write Enable High		12		15	ns
t _{WQX} ^(2,5)	Data Output Turn-On From Write Enable High	0	12	0	15	ns
t _{WQZ} (3,4)	Data Turn-Off From Write Enable Low	0	12	0	15	ns
t _{WRP}	Write Enable Setup Time to Row Enable	5		5		ns
t _{WRR}	Write to Read Recovery (Following Write Miss)		12		15	ns


⁽¹⁾ V_{OUT} Timing Reference Point at 1.5V; (2) Parameter Defines Time When Output is Enabled (Sourcing or Sinking Current) and is Not Referenced to V_{OH} or V_{OL} ; (3) Minimum Specification is Referenced from V_{IH} and Maximum Specification is Referenced from V_{IH} on Input Control Signal; (4) Parameter Defines Time When Output Achieves Open-Circuit Condition and is Not Referenced to V_{OH} or V_{OL} ; (5) Minimum Specification is Referenced from V_{IH} and Maximum Specification is Referenced from V_{IH} on Input Control Signal; (6) On DM2213, t_{WHR} Minimum is t_{DS}































Write-Per-Bit Cycle (/G=High)



NOTES: 1. Data mask bit high (1) enables bit write; data mask bit low (0) inhibits bit write.

2. Write-per-bit cycle valid only for DM1M72DT6.

/F Refresh Cycle




Don't Care or Indeterminate

NOTES: 1. During /F refresh cycles, the status of W/R, /WE, ${\rm A_{0-10^+}}$ /CAL, /S, and /G is a don't care.

2. /RE inactive cache reads may be performed in parallel with /F refresh cycles.


/RE-Only Refresh




Don't Care or Indeterminate

NOTES: 1. All binary combinations of $A_{0.9}$ must be refreshed every 64ms interval. A_{10} does not have to be cycled, but must remain valid during row address setup and hold times.

2. /RE refresh is write cycle with no /CAL active cycle.





The information contained herein is subject to change without notice. Enhanced Memory Systems Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in an Enhanced product, nor does it convey or imply any license under patent or other rights.