

# DM1M36SJ6/DM1M32SJ6 Multibank EDO 1Mbx36/1Mbx32 Enhanced DRAM **SIMM**

Product Specification

#### **Features**

- 8KByte SRAM Cache Memory for 12ns Random Reads Within Four Active Pages (Multibank Cache)
- Fast DRAM Array for 30ns Access to Any New Page
- Write Posting Register for 12ns Random Writes and Burst Writes Within a Page (Hit or Miss)
- 2KByte Wide DRAM to SRAM Bus for 113.6 Gigabytes/Sec Cache Fill
- On-chip Cache Hit/Miss Comparators Maintain Cache Coherency on Writes
- **■** Hidden Precharge and Refresh Cycles
- **■** Extended 64ms Refresh Period for Low Standby Power
- Standard CMOS/TTL Compatible I/O Levels and +5 or 3.3V Volt Supply
- Compatibility with JEDEC 1M x 36 DRAM SIMM Configuration Allows Performance Upgrade in System
- Multibank Extended Data Output (EDO) for Faster System Operation
- Low Power, Self Refresh Option
- **■** Industrial Temperature Range Option


# **Description**

The Enhanced Memory Systems Multibank EDO 4MB EDRAM SIMM module provides a single memory module solution for the main memory or local memory of fast PCs, workstations, servers, and other high performance systems. Due to its fast 12ns cache row register, the EDRAM memory module supports zero-wait-state burst read operations at up to 83MHz bus rates in a non-interleave configuration and 132MHz bus rates with a two-way interleave configuration.

On-chip write posting and fast page mode operation supports 12ns write and burst write operations. On a cache miss, the fast DRAM array reloads the 2KByte cache over a 2KByte-wide bus in 18ns for an effective bandwidth of 113.6 Gbytes/sec. This means very low latency and fewer wait states on a cache miss than a non-integrated cache/DRAM solution. The JEDEC compatible 72-bit SIMM configuration allows a single memory controller to be designed to support either JEDEC slow DRAMs or high speed EDRAMs to provide a simple upgrade path to higher system performance.

#### Functional Diagram Column /CAL <sub>0-3,P</sub> Add Column Decoder 4-512 X 36 Cache Pages (Row Registers) 11-Bit Comp Sense Amps & Column Write Select /G I/O Last Control A<sub>0-10</sub> Row DQ 0-35 and Read Data Add Latches /S Row Decoder Row Memory /WE Add Array 2048 x 512 x 36 Latch A<sub>0-9</sub> Row Add Refresh Refresh

#### **Architecture**



The DM1M36SJ achieves 1Mb x 36 density by mounting nine 1Mb x 4 EDRAMs, packaged in 28-pin plastic SOJ packages, on a multilayer substrate. Eight DM2242 devices and one DM2252 device provide data and parity storage. The DM1M32SJ6 contains eight DM2242 devices for data only.

The EDRAM memory module architecture is very similar to a standard 4MB DRAM module with the addition of an integrated cache and on-chip control

which allows it to operate much like an EDO DRAM.

The EDRAM's SRAM cache is integrated into the DRAM array as tightly coupled row registers. The EDRAM has a total of four independent DRAM memory banks each with its own SRAM row register. Memory reads always occur from the cache row register of one of these banks as specified by row address bits A<sub>2</sub> and A<sub>9</sub> (bank select). When the internal comparator detects that the row address matches the last row read from any of the four DRAM banks (page hit), the SRAM is accessed and data is available on the output pins in 12ns from the column address input. Subsequent reads within the page (burst reads or random reads) can continue at 12ns cycle time. When the row address does not match the last row read from any of the last four DRAM banks (page miss), the new DRAM row is accessed and loaded into the appropriate SRAM row register and data is available on the output pins all within 30ns from row enable. Subsequent reads within the page (burst reads or random reads) can continue at 12ns cycle time.

Since reads occur from the SRAM cache, the DRAM precharge can occur during burst reads. This eliminates the precharge time delay suffered by other DRAMs and SDRAMs when accessing a new page. The EDRAM has an independent on-chip refresh counter and dedicated refresh control pin to allow the DRAM array to be refreshed concurrently with cache read operations (hidden

Memory writes are posted to the data latch and directed to the DRAM array. During a write hit, the on-chip address comparator activates a parallel write path to the SRAM cache to maintain coherency. Random or page mode writes can be posted 5ns after column address

and data are available. The EDRAM allow 12ns page mode cycle time for both write hits and write misses. Memory writes do not affect the contents of the cache row register except during a cache hit. By integrating the SRAM cache as row registers in the DRAM array and keeping the on-chip control simple, the EDRAM is able to provide superior performance over standard slow 4Mb DRAMs. By eliminating the need for SRAMs and cache controllers, system cost, board space, and power can all be reduced.

# Functional Description

The EDRAM is designed to provide optimum memory performance with high speed microprocessors. As a result, it is possible to perform simultaneous operations to the DRAM and SRAM cache sections of the EDRAM. This feature allows the EDRAM to hide precharge and refresh operation during SRAM cache reads and maximize SRAM cache hit rate by maintaining valid cache contents during write operations even if data is written to another memory page. These new functions, in conjunction with the faster basic DRAM and cache speeds of the EDRAM, minimize processor wait states.

# EDRAM Basic Operating Modes

The EDRAM operating modes are specified in the table below.

Hit and Miss Terminology


In this datasheet, "hit" and "miss" always refer to a hit or miss to any of the four pages of data contained in the SRAM cache row registers. There are four cache row registers, one for each of the four banks of DRAM. These registers are specified by the bank select row address bits  $A_2$  and  $A_9$ . The contents of these cache row registers is always equal to the last row that was read from each of the four internal DRAM banks (as modified by any write hit data).

#### DRAM Read Hit

A DRAM read request is initiated by clocking /RE with W/R low and /F high. The EDRAM will compare the new row address to the last row read address latch for the bank specified by row address bits  $A_{2,9}$  (LRR: a 9-bit row address latch for each internal DRAM bank which is reloaded on each /RE active read miss cycle). If the row address matches the LRR, the requested data is already in the SRAM cache and no DRAM memory reference is initiated. The data specified by the column address is available at the output pins at the greater of times  $t_{RAC1}$ ,  $t_{AC}$ ,  $t_{GQV}$ , and  $t_{ASC}$ ,  $t_{CIV}$ . Since no DRAM activity is initiated, /RE can be brought high after time  $t_{RE1}$ , and a shorter precharge time,  $t_{RP1}$ , is required. It is possible to access additional SRAM cache locations by providing new column addresses to the multiplex address inputs. New data is available at the output at time  $t_{ASC}$ ,  $t_{CIV}$  after each column address change.

#### DRAM Read Miss

A DRAM read request is initiated by clocking /RE with W/R low and /F high. The EDRAM will compare the new row address to the LRR address latch for the bank specified by row address bits A<sub>2.9</sub> (LRR: a 9-bit row address latch for each internal DRAM bank which is reloaded on each /RE active read miss cycle). If the row address does not match the LRR, the requested data is not in SRAM cache and a new row must be fetched from the DRAM. The EDRAM will load the new row data into the SRAM cache and update the LRR latch. The data at the specified column address is available at the output pins at the greater of times  $t_{RAC}$ ,  $t_{AC}$ ,  $t_{GOV}$ , and  $t_{ASC}$   $_{+}t_{CIV}$ . It is possible to bring /RE high after time  $t_{RE}$  since the new row data is safely latched into SRAM cache. This allows the EDRAM to precharge the DRAM array while data is accessed from SRAM cache. It is possible to access additional SRAM cache locations by providing new column addresses to the multiplex address inputs. New data is available at the output at time  $t_{ASC}$  + $t_{CIV}$  after each column address change.



#### **DRAM Write Hit**

A DRAM write request is initiated by clocking /RE while W/R, W/E, and /F are high. The EDRAM will compare the new row address to the LRR address latch for the bank specified by row address bits A<sub>2.9</sub> (LRR: a 9-bit row address latch for each internal DRAM bank which is reloaded on each /RE active read miss cycle). If the row address matches the LRR, the EDRAM will write data to both the DRAM page in the appropriate bank and its corresponding SRAM cache simultaneously to maintain coherency. The write address and data are posted to the DRAM as soon as the column address is latched by bringing /CAL low and the write data is latched by bringing /WE low (both /CAL and /WE must be high when initiating the write cycle with the falling edge of /RE). The write address and data can be latched very quickly after the fall of /RE ( $t_{RAH} + t_{ASC}$  for the column address and  $t_{DS}$  for the data). During a write burst sequence, the second write data can be posted at time t<sub>RSW</sub> after /RE. Subsequent writes within a page can occur with write cycle time t<sub>PC</sub>. With /G enabled and /WE disabled, it is possible to perform cache read operations while the /RE is activated in write hit mode. This allows read-modify-write, writeverify, or random read-write sequences within the page with 12ns cycle times (the first read cannot complete until after time  $t_{RAC2}$ ). At the end of a write sequence (after /CAL and /WE are brought high and t<sub>RE</sub> is satisfied), /RE can be brought high to precharge the memory. It is possible to perform cache reads concurrently with precharge. During write sequences, a write operation is not performed unless both /CAL and /WE are low. As a result, the /CAL input can be used as a byte write select in multi-chip systems. If /CAL is not clocked on a write sequence, the memory will perform a /RE only refresh to the selected row and data will remain unmodified.

#### **DRAM Write Miss**

A DRAM write request is initiated by clocking /RE while W/R, W/E, and /F are high. The EDRAM will compare the new row address to the LRR address latch for the bank specified for row address bits A<sub>2.9</sub> (LRR: a 9-bit row address latch for each internal DRAM bank which is reloaded on each /RE active read miss cycle). If the row address does not match any of the LRRs, the EDRAM will write data to the DRAM page in the appropriate bank and the contents of the current cache is not modified. The write address and data are posted to the DRAM as soon as the column address is latched by bringing /CAL low and the write data is latched by bringing /WE low (both /CAL and /WE must be high when initiating

the write cycle with the falling edge of /RE). The write address and data can be latched very quickly after the fall of /RE ( $t_{RAH} + t_{ASC}$  for the column address and t<sub>DS</sub> for the data). During a write burst sequence, the second write data can be posted at time  $t_{RSW}$  after /RE. Subsequent writes within a page can occur with write cycle time t<sub>PC</sub>. During a write miss sequence, cache reads are inhibited and the output buffers are disabled (independently of /G) until time t<sub>WRR</sub> after /RE goes high. At the end of a write sequence (after /CAL and /WE are brought high and t<sub>RE</sub> is satisfied), /RE can be brought high to precharge the memory. It is possible to perform cache reads concurrently with the precharge. During write sequences, a write operation is not performed unless both /CAL and /WE are low. As a result, /CAL can be used as a byte write select in multi-chip systems. If /CAL is not clocked on a write sequence, the memory will perform a /RE only refresh to the selected row and data will remain unmodified.

#### /RE Inactive Operation

It is possible to read data from the SRAM cache without clocking /RE. This option is desirable when the external control logic is capable of fast hit/miss comparison. In this case, the controller can avoid the time required to perform row/column multiplexing on hit cycles. This capability also allows the EDRAM to perform cache read operations during precharge and refresh cycles to minimize wait states. It is only necessary to select /S and /G and provide the appropriate column address to read data. The row address of the SRAM cache accessed without clocking /RE will be specified by the LRR address latch loaded during the last /RE active read cycle. To perform a cache read, /CAL is clocked to latch the column address. The cache data is valid at time t<sub>CLV</sub> after the column address is setup to /CAL.

#### Write-Per-Bit Operation

The DM1M36SJ6 EDRAM SIMM provides a write-per-bit capability to selectively modify individual parity bits (DQ<sub>8,17,26,35</sub>) for byte write operations. The parity device (DM2252) is selected via /CAL<sub>p</sub>. Data bits do not require or support write-per-bit capability. Byte write selection to non-parity bits is accomplished via /CAL<sub>0.3</sub>. The bits to be written are determined by a bit mask data word which is placed on the parity I/O data pins prior to clocking /RE. The logic one bits in the mask data select the bits to be written. As soon as the mask is latched by /RE, the mask data is removed and write data can be placed on the databus. The mask is

#### EDRAM Basic Operating Modes

Function	/S	/RE	W/R	/F	/CAL	/WE	A <sub>0-10</sub>	Comment	
Read Hit	L	↓	L	Н	Н	Х	Row = LRR	No DRAM Reference, Data in Cache	
Read Miss	L	$\downarrow$	L	Н	Н	Х	Row ≠ LRR	DRAM Row to Cache	
Write Hit	L	<b>\</b>	Н	Н	Н	Н	Row = LRR	Write to DRAM and Cache, Reads Enabled	
Write Miss	L	<b>\</b>	Н	Н	Н	Н	Row ≠ LRR	Write to DRAM, Cache Not Updated, Reads Disabled	
Internal Refresh	Х	<b>\</b>	Х	L	Х	Х	Х	Cache Reads Enabled	
Low Power Standby	Н	Н	Х	Х	Н	Н	Х	Standby Current	
Unallowed Mode	Н	L	Х	Н	Х	Х	Х	Unallowed Mode (Except -L Option)	
Low Power Self Refresh Option	Н	$\downarrow$	Х	Н	L	Н	Х	Standby Current, Internal Refresh Clock	

 $H = High; L = Low; X = Don't Care; \downarrow = High-to-Low Transition; LRR = Last Row Read$ 

only specified on the /RE transition. During page mode burst write operations, the same mask is used for all write operations.

#### Internal Refresh

If /F is active (low) on the assertion of /RE, an internal refresh cycle is executed. This cycle refreshes the row address supplied by an internal refresh counter. This counter is incremented at the end of the cycle in preparation for the next /F refresh cycle. At least 1,024 /F cycles must be executed every 64ms. /F refresh cycles can be hidden because cache memory can be read under column address control throughout the entire /F cycle. /F cycles are the only active cycles during which /S can be disabled.

#### /CAL Before /RE Refresh ("/CAS Before /RAS")

/CAL before /RE refresh, a special case of internal refresh, is discussed in the "Reduced Pin Count Operation" section below.

/RE Only Refresh Operation

Although /F refresh using the internal refresh counter is the recommended method of EDRAM refresh, it is possible to perform an /RE only refresh using an externally supplied row address. /RE refresh is performed by executing a write cycle (W/R and /F are high) where /CAL is not clocked. This is necessary so that the current cache contents and LRR are not modified by the refresh operation. All combinations of addresses A<sub>0-9</sub> must be sequenced every 64ms refresh period. A<sub>10</sub> does not need to be cycled. Read refresh cycles are not allowed because a DRAM refresh cycle does not occur when a read refresh address matches the LRR address latch.

#### +3.3 Volt Power Supply Operation

If the +3.3 volt power supply option is specified, the EDRAM will operate from a +3.3 volt  $\pm 0.3$  volt power supply and all inputs and outputs will have LVTTL/LVCMOS compatible signal levels. The +3.3 volt EDRAM will not accept input levels which exceed the power supply voltage. If mixed I/O levels are expected in your system, please specify the +5 volt version of the EDRAM.

#### Low Power Mode

The EDRAM enters its low power mode when /S is high. In this mode, the internal DRAM circuitry is powered down to reduce standby current.

Low Power, Self-Refresh Option

When the low power, self refresh mode option is specified when ordering the EDRAM, the EDRAM enters this mode when /RE is clocked while /S, W/R, /F, and /WE are high; and /CAL is low. In this mode, the power is turned off to all I/O pins except /RE to minimize chip power, and an on-board refresh clock is enabled to perform self-refresh cycles using the on-board refresh counter. The EDRAM remains in this low power mode until /RE is brought high again to terminate the mode. The EDRAM/RE input must remain high for t<sub>RP2</sub> following exit from self-refresh mode to allow any on-going internal refresh to terminate prior to the next memory operation.

#### Initialization Cycles

A minimum of eight /RE active initialization cycles (read, write or refresh) are required before normal operation is guaranteed. Following these start-up cycles, two read cycles to different row addresses must be performed for each of the four internal banks of DRAM to initialize the internal cache logic. Row address bits A<sub>2</sub> and A<sub>9</sub> define the four internal DRAM banks. /RE must be high for 300ns prior to initialization.

#### Unallowed Mode

Read, write, or /RE only refresh operations must not be initiated to unselected memory banks by clocking /RE when /S is high.

#### Reduced Pin Count Operation

It is possible to simplify the interface to the 4MByte SIMM to reduce the number of control lines. /RE<sub>0</sub> and /RE<sub>2</sub> could be tied together externally to provide a single row enable. W/R and /G can be tied together if reads are not performed during write hit cycles. This external wiring simplifies the interface without any performance impact.

# Pin Descriptions

 $/RE_{0,2}$  — Row Enable
This input is used to initiate DRAM read and write operations and latch a row address as well as the states of W/R and F. It is not necessary to clock /RE to read data from the EDRAM SRAM row registers. On read operations, /RE can be brought high as soon as data is loaded into cache to allow early precharge.

### /CAL<sub>0-3,P</sub> — Column Address Latch

This input is used to latch the column address and in combination with /WE to trigger write operations. When /CAL is high, the column address latch is transparent. When /CAL is low, the column address is closed and the output of the latch contains the address present while /CAL was high. It also controls the operation of the output data latch. Data is latched while /CAL is high, and the latch is transparent when /CAL is low.

#### W/R — Write/Read

This input along with /F specifies the type of DRAM operation initiated on the low going edge of /RE. When /F is high, W/R specifies either a write (logic high) or read operation (logic low).

#### /F — Refresh

This input will initiate a DRAM refresh operation using the internal refresh counter as an address source when it is low on the low going edge of /RE.

#### /WE — Write Enable

This input controls the latching of write data on the input data pins. A write operation is initiated when both /CAL and /WE are low.

#### /G — Output Enable

This input controls the gating of read data to the output data pin during read operations.

#### /S — Chip Select

This input is used to power up the I/O and clock circuitry. When /S is high, the EDRAM remains in its low power mode. /S must remain active throughout any read or write operation. With the exception of /F refresh cycles, 'RE should never be clocked when /S is inactive.

DO<sub>0-35</sub> — Data Input/Output
These bidirectional data pins are used to read and write data to the EDRAM. On the DM2252 write-per-bit memory, these pins are also used to specify the bit mask used during write operations.


# A<sub>0-10</sub> — Multiplex Address

These inputs are used to specify the row and column addresses of the EDRAM data. The 11-bit row address is latched on the falling edge of /RE. The 9-bit column address can be specified at any other time to select read data from the SRAM cache or to specify the write column address during write cycles.

### *V<sub>CC</sub>* Power Supply

These inputs are connected to the +5 or 3.3 volt power supply.

These inputs are connected to the power supply ground connection.



# Pinout

Pin No.	Function	Interconnect (Component Pin)	Organization
1	GND	C (8, 21, 28)	Ground
2	DQ <sub>0</sub>	U1 (27)	Byte 1 I/O 1
3	DQ <sub>18</sub>	U2 (24)	Byte 3 I/O 1
4	DQ <sub>1</sub>	U1 (26)	Byte 1 I/O 2
5	DQ <sub>19</sub>	U2 (25)	Byte 3 I/O 2
6	DQ <sub>2</sub>	U1 (25)	Byte 1 I/O 3
7	DQ <sub>20</sub>	U2 (26)	Byte 3 I/O 3
8	DQ <sub>3</sub>	U1 (24)	Byte 1 I/O 4
9	DQ <sub>21</sub>	U2 (27)	Byte 3 I/O 4
10	+5/3.3 V	C (7, 14, 22)	V <sub>CC</sub>
11	+5/3.3 V	C (7, 14, 22)	V <sub>CC</sub>
12	A <sub>0</sub>	C (1)	Address
13	A <sub>1</sub>	C (2)	Address
14	A <sub>2</sub>	C (12)	Address
15	A <sub>3</sub>	C (3)	Address
16	A <sub>4</sub>	C (4)	Address
17	A <sub>5</sub>	C (5)	Address
18	A <sub>6</sub>	C (9)	Address
19	A <sub>10</sub>	C (15)	Address
20	DQ <sub>4</sub>	U3 (27)	Byte 1 I/O 5
21	DQ <sub>22</sub>	U4 (24)	Byte 3 I/O 5
22	DQ <sub>5</sub>	U3 (26)	Byte 1 I/O 6
23	DQ <sub>23</sub>	U4 (25)	Byte 3 I/O 6
24	DQ <sub>6</sub>	U3 (25)	Byte 1 I/O 7
25	DQ <sub>24</sub>	U4 (26)	Byte 3 I/O 7
26	DQ <sub>7</sub>	U3 (24)	Byte 1 I/O 8
27	DQ <sub>25</sub>	U4 (27)	Byte 3 I/O 8
28	A <sub>7</sub>	C (10)	Address
29	GND	C (8, 21, 28)	Ground
30	+5/3.3 V	C (7, 14, 22)	V <sub>CC</sub>
31	A <sub>8</sub>	C (11)	Address
32	A <sub>9</sub>	C (13)	Address
33	NC		Reserved for 2Mb x 36
34	/RE <sub>2</sub>	U2,4,5,7,8 (6)	Row Enable (Bytes 3,4, Parity)
35	DQ <sub>26</sub> *	U5 (27)	Parity I/O for Byte 3
36	DQ <sub>8</sub> *	U5 (26)	Parity I/O for Byte 1

	<u> </u>		
Pin No.	Function	Interconnect (Component Pin)	Organization
37	DQ <sub>17</sub> *	U5 (25)	Parity I/O for Byte 2
38	DQ <sub>35</sub> *	U5 (24)	Parity I/O for Byte 4
39	GND	C (8, 21, 28)	Ground
40	/CAL <sub>0</sub>	U1,3 (16)	Byte 1 Column Address Latch
41	/CAL <sub>2</sub>	U2,4 (16)	Byte 3 Column Address Latch
42	/CAL <sub>3</sub>	U7,8 (16)	Byte 4 Column Address Latch
43	/CAL <sub>1</sub>	U6,9 (16)	Byte 2 Column Address Latch
44	/RE <sub>0</sub>	U1,3,6,9 (6)	Row Enable (Bytes 1,2)
45	NC		Reserved for 2Mb x 36
46	/CAL <sub>P</sub> *	U5 (16)	Parity Column Address Latch
47	/WE	C (20)	Write Enable
48	W/R	C (17)	W/R Mode Control
49	DQ <sub>9</sub>	U6 (27)	Byte 2 I/O 1
50	DQ <sub>27</sub>	U7 (27)	Byte 4 I/O 1
51	DQ <sub>10</sub>	U6 (26)	Byte 2 I/O 2
52	DQ <sub>28</sub>	U7 (26)	Byte 4 I/O 2
53	DQ <sub>11</sub>	U6 (25)	Byte 2 I/O 3
54	DQ <sub>29</sub>	U7 (25)	Byte 4 I/O 3
55	DQ <sub>12</sub>	U6 (24)	Byte 2 I/O 4
56	DQ <sub>30</sub>	U7 (24)	Byte 4 I/O 4
57	DQ <sub>13</sub>	U9 (24)	Byte 2 I/O 5
58	DQ <sub>31</sub>	U8 (27)	Byte 4 I/O 5
59	+5/3.3 V	C (7, 14, 22)	V <sub>CC</sub>
60	DQ <sub>32</sub>	U8 (26)	Byte 4 I/O 6
61	DQ <sub>14</sub>	U9 (25)	Byte 2 I/O 6
62	DQ <sub>33</sub>	U8 (25)	Byte 4 I/O 7
63	DQ <sub>15</sub>	U9 (26)	Byte 2 I/O 7
64	DQ <sub>34</sub>	U8 (24)	Byte 4 I/O 8
65	DQ <sub>16</sub>	U9 (27)	Byte 2 I/O 8
66	+5/3.3 V	C (7, 14, 22)	V <sub>CC</sub>
67	/G	C (23)	Output Enable
68	/F	C (18)	Refresh Mode Control
69	/S	C (19)	Chip Select
70	PD	Signal GND	Presence Detect
71	GND	C (8, 21, 28)	Ground
72	GND	C (8, 21, 28)	Ground

C = Common to All Memory Chips, U1 = Chip 1, etc.

\*No Connect for DM1M32SJ

# **Absolute Maximum Ratings** (Beyond Which Permanent Damage Could Result)


Description	3.3V Option Rating	Ratings
Input Voltage (V <sub>IN</sub> )	5 ~ 4.6v	- 1 ~ 7v
Output Voltage (V <sub>OUT</sub> )	5 ~ 4.6v	- 1 ~ 7v
Power Supply Voltage (V <sub>CC</sub> )	5 ~ 4.6v	- 1 ~ 7v
Ambient Operating Temperature (T <sub>A</sub> )	-40 ~ +85°C	-40 ~ +85°C
Storage Temperature (T <sub>S</sub> )	-55 ~ 150°C	-55 ~ 150°C
Static Discharge Voltage (Per MIL-STD-883 Method 3015)	Class 1	Class 1
Short Circuit O/P Current (I <sub>OUT</sub> )	20mA*	50mA*

<sup>\*</sup> One output at a time per device; short duration

# Capacitance

Description	Max*	Pins
Input Capacitance	66/73pf	A <sub>0-9</sub>
Input Capacitance	90/96pf	A <sub>10</sub> , W/R, /WE, /F, /S
Input Capacitance	45pf	/RE <sub>0</sub>
Input Capacitance	46/56pf	/RE <sub>2</sub>
Input Capacitance	26/28pf	/G
Input Capacitance	27pf	/CAL <sub>0-3</sub>
Input Capacitance	16pf	/CAL <sub>P</sub>
I/O Capacitance	8pf	DO <sub>0-35</sub>

 $<sup>^{*}</sup>$  DM1M32SJ/DM1M36SJ, respectively



#### Electrical Characteristics

 $T_A=0$  -  $70^{\circ}\text{C}$  (Commercial), -40 to  $85^{\circ}\text{C}$  (Industrial)

Symbol	Parameters	3.3V	Option	Min	Max	Test Conditions		
Symbol	r ai ailletei s	Min	Max	IVIIII	IVIAX			
V <sub>CC</sub>	Supply Voltage 3.0V 3.6V		3.6V	4.75V	5.25V	All Voltages Referenced to V <sub>SS</sub>		
V <sub>IH</sub>	Input High Voltage	2.0V	V <sub>CC</sub> +0.3V	2.4V	Vcc+0.5V			
V <sub>IL</sub>	Input Low Voltage	Vss-0.3V	0.8V	Vss-0.5V	0.8V			
V <sub>OH</sub>	Output High Level	2.4V	_	2.4V	_	I <sub>OUT</sub> = - 5mA (-2ma For 3.3 Volt Option)		
V <sub>OL</sub>	Output Low Level	_	0.4V	_	0.4V	I <sub>OUT</sub> = 4.2mA (2ma For 3.3 Volt Option)		
I <sub>i(L)</sub>	Input Leakage Current	-45µA	45µA	-90µA	90µA	$OV \le V_{IN} \le Vcc + 0.5 Volts$		
I <sub>O(L)</sub>	Output Leakage Current	-45µA	45µA	-90µA	90μΑ	O ≤ V <sub>I/O</sub> ≤ Vcc		

# Operating Current — DM1M32SJ

Symbol	Operating Current	33MHz Typ <sup>(1)</sup>	-12 Max	-15 Max	Test Condition	Notes
I <sub>CC1</sub>	Random Read	880mA	1800mA	1440mA	/RE, /CAL, /G and Addresses Cycling: $t_C = t_C$ Minimum	2, 3
I <sub>CC2</sub>	Fast Page Mode Read	520mA	1160mA	920mA	/CAL, /G and Addresses Cycling: t <sub>PC</sub> = t <sub>PC</sub> Minimum	2, 4
I <sub>CC3</sub>	Static Column Read	440mA	880mA	720mA	/G and Addresses Cycling: t <sub>SC</sub> = t <sub>SC</sub> Minimum	2, 4
I <sub>CC4</sub>	Random Write	1080mA	1520mA	1200mA	/RE, /CAL, /WE and Addresses Cycling: $t_C = t_C$ Minimum	2, 3
I <sub>CC5</sub>	Fast Page Mode Write	400mA	1080mA	840mA	/CAL, /WE and Addresses Cycling: t <sub>PC</sub> = t <sub>PC</sub> Minimum	2, 4
I <sub>CC6</sub>	Standby	8mA	8mA	8mA	All Control Inputs Stable ≥ V <sub>CC</sub> - 0.2V	
I <sub>CC7</sub>	Self-Refresh (-L Option)	1.6mA	1.6mA	1.6mA	/S, /F, W/R, /WE and $A_{0-10}$ at $\geq$ $V_{CC}$ -0.2V, /RE and /CAL at $\leq$ $V_{SS}$ + 0.2V, I/O Open	
I <sub>CCT</sub>	Average Typical Operating Current	240mA	_	_	See "Estimating EDRAM Operating Power" Application Note	1

# Operating Current — DM1M36SJ

Symbol	Operating Current	<b>33MHz Typ</b> (1)	-12 Max	-15 Max	Test Condition	Notes
I <sub>CC1</sub>	Random Read	990mA	2025mA	1620mA	/RE, /CAL, and Addresses Cycling: $t_C = t_C$ Minimum	2, 3, 5
I <sub>CC2</sub>	Fast Page Mode Read	585mA	1305mA	1035mA	$\Lambda$ /CAL and Addresses Cycling: $t_{PC} = t_{PC}$ Minimum	
I <sub>CC3</sub>	Static Column Read	495mA	990mA	810mA	A Addresses Cycling: $t_{SC} = t_{SC}$ Minimum	
I <sub>CC4</sub>	Random Write	1215mA	1710mA	1350mA	A /RE, /CAL, /WE, and Addresses Cycling: $t_C = t_C$ Minimum	
I <sub>CC5</sub>	Fast Page Mode Write	450mA	1215mA	945mA	/CAL, /WE, and Addresses Cycling: t <sub>PC</sub> = t <sub>PC</sub> Minimum	2, 4
I <sub>CC6</sub>	Standby	9mA	9mA	9mA	All Control Inputs Stable ≥ V <sub>CC</sub> - 0.2V, Output Driven	
I <sub>CC7</sub>	Self-Refresh Option (-L)	1.8mA	1.8mA	1.8mA	/S, /F, W/R, /WE, and $A_{0-10}$ at $\geq$ V <sub>CC</sub> - 0.2V /RE and /CAL at $\leq$ V <sub>SS</sub> + 0.2V, I/O Open	
I <sub>CCT</sub>	Average Typical Operating Current	270mA	_	_	See "Estimating EDRAM Operating Power" Application Note	1

<sup>(1) &</sup>quot;33MHz Typ" refers to worst case  $I_{CC}$  expected in a system operating with a 33MHz memory bus. See power applications note for further details. This parameter is not 100% tested or guaranteed. (2)  $I_{CC}$  is dependent on cycle rates and is measured with CMOS levels and the outputs open. (3)  $I_{CC}$  is measured with a maximum of one address change while /RE =  $V_{IL}$ . (4)  $I_{CC}$  is measured with a maximum of one address change while /CAL =  $V_{IH}$ . (5) /G is high.

		-	12	-15		
Symbol	Description	Min	Мах	Min	Мах	Units
t <sub>AC</sub> <sup>(1)</sup>	Column Address Access Time		12		15	ns
t <sub>ACH</sub>	Column Address Valid to /CAL Inactive (Write Cycle)	12		15		ns
t <sub>ACI</sub>	Column Address	12		15		ns
t <sub>AQX</sub>	Column Address Change to Output Data Invalid	5		5		ns
t <sub>ASC</sub>	Column Address Setup Time	5		5		ns
t <sub>ASR</sub>	Row Address Setup Time	5		5		ns
$t_{C}$	Row Enable Cycle Time	55		65		ns
t <sub>C1</sub>	Row Enable Cycle Time, Cache Hit (Row=LRR), Read Cycle Only	20		25		ns
t <sub>CAE</sub>	Column Address Latch Active Time	5		6		ns
t <sub>CAH</sub>	Column Address Hold Time	0		0		ns
t <sub>CH</sub>	Column Address Latch High Time (Latch Transparent)	5		5		ns
t <sub>CHR</sub>	/CAL Inactive Lead Time to /RE Inactive (Write Cycles Only)	-2		-2		ns
t <sub>CHW</sub>	Column Address Latch High to Write Enable Low (Multiple Writes)	0		0		ns
t <sub>CLV</sub>	Column Address Latch Low to Data Valid		7		7	ns
t <sub>CQH</sub>	Column Address Latch Low to Data Invalid	3		3		ns
t <sub>CQV</sub>	Column Address Latch High to Data Valid		15		15	ns
t <sub>CRP</sub>	Column Address Latch Setup Time to Row Enable	5		5		ns
t <sub>CWL</sub>	/WE Low to /CAL Inactive	5		5		ns
t <sub>DH</sub>	Data Input Hold Time	0		0		ns
t <sub>DMH</sub>	Mask Hold Time From Row Enable (Write-Per-Bit)	1		1.5		ns
t <sub>DMS</sub>	Mask Setup Time to Row Enable (Write-Per-Bit)	5		5		ns
t <sub>DS</sub>	Data Input Setup Time	5		5		ns
t <sub>GQV</sub> <sup>(1)</sup>	Output Enable Access Time		5		5	ns
t <sub>GQX</sub> <sup>(2,3)</sup>	Output Enable to Output Drive Time	0	5	0	5	ns
t <sub>GQZ</sub> <sup>(4,5)</sup>	Output Turn-Off Delay From Output Disabled (/G↑)	0	5	0	5	ns
t <sub>MH</sub>	/F and W/R Mode Select Hold Time	0		0		ns
t <sub>MSU</sub>	/F and W/R Mode Select Setup Time	5		5		ns
t <sub>NRH</sub>	/CAL, /G, W/R, and /WE Hold Time For /RE-Only Refresh	0		0		ns
t <sub>NRS</sub>	/CAL, /G, W/R, and /WE Setup Time For /RE-Only Refresh	5		5		ns
t <sub>PC</sub>	Column Address Latch Cycle Time	12		15		ns
t <sub>RAC</sub> <sup>(1)</sup>	Row Enable Access Time, On a Cache Miss		30		35	ns
t <sub>RAC1</sub> <sup>(1)</sup>	Row Enable Access Time, On a Cache Hit (Limit Becomes t <sub>AC</sub> )		15		17	ns
t <sub>RAC2</sub> <sup>(1,6)</sup>	Row Enable Access Time for a Cache Write Hit		30		35	ns
t <sub>RAH</sub>	Row Address Hold Time	1		1.5		ns
t <sub>RE</sub>	Row Enable Active Time	30	100000	35	100000	ns


### Switching Characteristics (continued)


 $V_{CC} = 5V \pm 5\%$  (+5 Volt Option),  $V_{CC} = 3.3V \pm 0.3V$  (+3.3 Volt Option),  $C_L = 50$ pf,  $T_A = 0$  to  $70^{\circ}$ C (Commercial), -40 to  $85^{\circ}$ C (Industrial)

		-	-12		-15	
Symbol	Description	Min	Мах	Min	Мах	Units
t <sub>RE1</sub>	Row Enable Active Time, Cache Hit (Row=LRR) Read Cycle	8		10		ns
t <sub>REF</sub>	Refresh Period		64		64	ms
t <sub>RGX</sub>	Output Enable Don't Care From Row Enable (Write, Cache Miss), O/P Hi Z	9		10		ns
t <sub>RQX1</sub> <sup>(2,6)</sup>	Row Enable High to Output Turn-On After Write Miss	0	12	0	15	ns
t <sub>RP</sub> <sup>(7)</sup>	Row Precharge Time	20		25		ns
t <sub>RP1</sub>	Row Precharge Time, Cache Hit (Row=LRR) Read Cycle	8		10		ns
t <sub>RP2</sub>	Row Precharge Time, Self-Refresh Mode	100		100		ns
t <sub>RRH</sub>	Read Hold Time From Row Enable (Write Only)	0		0		ns
t <sub>RSH</sub>	Last Write Address Latch to End of Write	12		15		ns
t <sub>RSW</sub>	Row Enable to Column Address Latch Low For Second Write	35		40		ns
t <sub>RWL</sub>	Last Write Enable to End of Write	12		15		ns
t <sub>SC</sub>	Column Address Cycle Time	12		15		ns
t <sub>SHR</sub>	Select Hold From Row Enable	0		0		ns
t <sub>SQV</sub> <sup>(1)</sup>	Chip Select Access Time		12		15	ns
t <sub>SQX</sub> <sup>(2,3)</sup>	Output Turn-On From Select Low	0	12	0	15	ns
t <sub>SQZ</sub> <sup>(4,5)</sup>	Output Turn-Off From Chip Select	0	8	0	10	ns
t <sub>SSR</sub>	Select Setup Time to Row Enable	5		5		ns
t <sub>T</sub>	Transition Time (Rise and Fall)	1	10	1	10	ns
t <sub>WC</sub>	Write Enable Cycle Time	12		15		ns
t <sub>WCH</sub>	Column Address Latch Low to Write Enable Inactive Time	5		5		ns
t <sub>WHR</sub> <sup>(7)</sup>	Write Enable Hold After /RE	0		0		ns
t <sub>WI</sub>	Write Enable Inactive Time	5		5		ns
t <sub>WP</sub>	Write Enable Active Time	5		5		ns
t <sub>WQV</sub> <sup>(1)</sup>	Data Valid From Write Enable High		12		15	ns
t <sub>WQX</sub> <sup>(2,5)</sup>	Data Output Turn-On From Write Enable High	0	12	0	15	ns
t <sub>WQZ</sub> (3,4)	Data Turn-Off From Write Enable Low	0	12	0	15	ns
t <sub>WRP</sub>	Write Enable Setup Time to Row Enable	5		5		ns
t <sub>WRR</sub>	Write to Read Recovery (Following Write Miss)		16		18	ns

- (1)  $V_{\mbox{OUT}}$  Timing Reference Point at 1.5V
- (2) Parameter Defines Time When Output is Enabled (Sourcing or Sinking Current) and is Not Referenced to  $V_{OH}$  or  $V_{OL}$
- $(3) \ Minimum \ Specification \ is \ Referenced \ from \ V_{IL} \ on \ Input \ Control \ Signal$
- (4) Parameter Defines Time When Output Achieves Open-Circuit Condition and is Not Referenced to  $\overline{V_{OH}}$  or  $V_{OL}$
- (5) Minimum Specification is Referenced from  $V_{IL}$  and Maximum Specification is Referenced from  $V_{IH}$  on Input Control Signal
- (6) Access Parameter Applies When /CAL Has Not Been Asserted Prior to t<sub>RAC2</sub>
- (7) For Back-to-Back /F Refreshes,  $t_{RP} = 40$ ns. For Non-consecutive /F Refreshes,  $t_{RP} = 25$ ns and 32ns Respectively
- (8) For Write-Per-Bit Devices,  $t_{WHR}$  is Limited By Data Input Setup Time,  $t_{DS}$

# /RE Inactive Cache Read Hit /RE\_\_\_ /F W/R - t<sub>ACI</sub> · t<sub>CAH</sub> Column 2 Column 1 Row $t_{ASC}$ ← t<sub>CAH</sub> /CAL<sub>0-3, P</sub> · t<sub>PC</sub> $\mathrm{t}_{\mathrm{CQV}}$ /WE t<sub>CLV</sub> - $DQ_{0-35}$ Open Data 1 Data 2 $t_{GQX}$ -/G t<sub>SQX</sub> $t_{SQZ}$ /S Don't Care or Indeterminate Notes: 1. Data accessed during /RE inactive read is from the row address specified during the last /RE active read cycle. 2. Latched data becomes invalid when /S is inactive.





#### Burst Write (Hit or Miss) Followed By /RE Inactive Cache Reads $t_{RE}$ /RE<sub>0,2</sub> $t_{MSU}$ $t_{\text{CHR}}$ /F $t_{MSU}$ - t<sub>MH</sub> W/R t<sub>ASR</sub> ∣<del>≺</del> $t_{CAH}$ t<sub>RSW</sub> <u>A<sub>0-8</sub></u> A<sub>0-8</sub> A<sub>0-8</sub> $A_{0-10}$ Row Column 2 Column n Column 1 ₹ t<sub>ACH</sub> A<sub>0-10</sub> t<sub>CAH</sub> $t_{RSH} - t_{CW}$ t<sub>CAH</sub> |← → | t<sub>CWL</sub> ← t<sub>CAE</sub> /CAL<sub>0-3,P</sub> $t_{PC}$ t<sub>WCH</sub> t<sub>CHW</sub> -- t<sub>WRP</sub> $t_{RRH}$ ∢t<sub>WP</sub>> /WE $\overline{\leftarrow}$ t<sub>WRR</sub> $t_{WC}$ $t_{WHR}$ t<sub>DH</sub> $t_{DH}$ $t_{DS} \rightarrow$ $DQ_{0-35}$ Open Data 1 Data 2 Cache (Column n) t<sub>RQX1</sub> - $\mathsf{t}_{\mathsf{GQX}}$ /G - t<sub>GQV</sub> $\leftarrow$ t<sub>SSR</sub> /S Don't Care or Indeterminate NOTES: 1. Parity bits $\mathrm{DQ}_{8,17,26,35}$ must have mask provided at falling edge of /RE. 2. $\,$ /G becomes a don't care after $t_{\mbox{RGX}}$ during a write miss.

#### Page Read/Write During Write Hit Cycle (Can Include Read-Modify-Write) $t_{RE}$ /RE<sub>0, 2</sub> $t_{MSU}$ - t<sub>MH</sub> /F t<sub>MSU</sub> t<sub>MH</sub> W/R $t_{\mathsf{ASR}}$ - t<sub>RAH</sub> -t<sub>CAH</sub> t<sub>CAH</sub> t<sub>ASC</sub> $A_{0\text{-}10}$ Row Column 1 Column 2 Column 3 t<sub>ASC</sub> ← t<sub>CAH</sub>→ $t_{RSH}$ t chr t<sub>ASC</sub>t<sub>CAE</sub> $\prec$ t<sub>CAE</sub> $\succ$ $t_{CQH}$ t<sub>WCH</sub> ← t<sub>CWL</sub> - t<sub>WRP</sub> $t_{RRH}$ **←** t<sub>WP</sub> → /WE **→**| t<sub>CLV</sub> $t_{WHR}$ t<sub>RAC2</sub> t<sub>RWL</sub> $t_{WQV}$ $t_{CQX}$ DQ<sub>0-35</sub> Read Data Write Data Read Data ► t<sub>DH</sub> $t_{WQX}$ $t_{GQX}$ - t<sub>GQZ</sub> $t_{\text{GQV}}$ - t<sub>GQZ</sub> /G $\leftarrow$ t<sub>SSR</sub> Don't Care or Indeterminate NOTES: 1. If column address one equals column address two, then a read-modify-write cycle is performed. 2. Parity bits $DQ_{8,17,26,35}$ must have mask provided at falling edge of /RE.


2-89

### Write-Per-Bit Cycle (/G = High) /RE<sub>0, 2</sub> $t_{RP}$ $t_{MSU}$ ← t<sub>MH</sub> /F $t_{MSU}$ W/R $\mathrm{t}_{\mathrm{AC}}$ $t_{ASR}$ $t_{\mathsf{RAH}}$ t<sub>CAH</sub> $\hat{t}_{CAH}$ $A_{0-10}$ Column 3 Row Column 1 Column 2 t<sub>ASC</sub> t<sub>CAH</sub> t<sub>ACH</sub> $t_{RSH}$ t<sub>ASC</sub>t<sub>CHR</sub> /CAL<sub>0-3,P</sub> t<sub>CAE</sub> $\prec$ t<sub>CAE</sub> $\succ$ t<sub>CQH</sub> t<sub>CLV</sub> $\mathsf{t}_{\mathsf{WCH}}$ ← t<sub>CWL</sub> $t_{WRP}$ $t_{RRH}$ < t<sub>WP</sub> → $t_{WHR}$ t<sub>RWL</sub> $t_{WQV}$ t<sub>cox</sub> - $DQ_{0-35}$ Read Data Write Data Read Data $t_{WQX}$ t<sub>DS</sub> |<del><</del> - t<sub>GQZ</sub> -t<sub>GQV</sub> - t<sub>GQZ</sub> $\leftarrow$ t<sub>SSR</sub> Don't Care or Indeterminate

NOTES: 1. If column address one equals column address two, then a read-modify-write cycle is performed.

2. Parity bits  $\mathrm{DQ}_{8,17,26,35}$  must have mask provided at falling edge of /RE.


# /F Refresh Cycle



Don't Care or Indeterminate

- NOTES: 1. During /F refresh cycles, the status of W/R, /WE,  $\rm A_{0-10}$ , /CAL, /S, and /G is a don't care.
  - 2.  $\,$  /RE inactive cache reads may be performed in parallel with /F refresh cycles.


# /RE-Only Refresh



NOTES: 1. All binary combinations of  $A_{0.9}$  must be refreshed every 64ms interval.  $A_{10}$  does not have to be cycled, but must remain valid during row address setup and hold times.

2. /RE refresh is write cycle with no /CAL active cycle.

### Low Power Self-Refresh Mode Option



Don't Care or Indeterminate

NOTES: 1. EDRAM self refreshes as long as /RE remains low. (Low Power Self Refresh part only).

2. When using the Low Power Self Refresh mode the following operations must be performed:

If row addresses are being refreshed in an evenly distributed manner over the refresh interval using /F refresh cycles, then at least one /F refresh cycle must be performed immediately after exit from the Low Power Self Refresh Mode. If row addresses are being refreshed in any other manner (/F burst or /RE distributed or burst), then all rows must be refreshed immediately before entry to and immediately after exit from the Low Power Self Refresh.

