

DM512K32ST/DM512K36ST 512Kb x 32/512Kb x 36 EDRAM SIMM

Product Specification

Features

- 4KByte SRAM Cache Memory for 12ns Random Reads Within Four Actives Pages (Multibank Cache)
- Fast DRAM Array for 30ns Access to Any New Page
- Write Posting Register for 12ns Random Writes and Burst Writes Within a Page (Hit or Miss)
- 1KByte Wide DRAM to SRAM Bus for 56.8 Gigabytes/Sec Cache Fill
- On-chip Cache Hit/Miss Comparators Maintain Cache Coherency on Writes
- **■** Hidden Precharge and Refresh Cycles
- **■** Extended 64ms Refresh Period for Low Standby Power
- Standard CMOS/TTL Compatible I/O Levels and +5 Volt Supply
- Compatibility with JEDEC 512K x 32/36 DRAM SIMM Configuration Allows Performance Upgrade in System
- **■** Industrial Temperature Range Option


Description

The Enhanced Memory Systems 2MB EDRAM SIMM module provides a single memory module solution for the main memory or local memory of fast embedded control, DSP, and other high performance systems. Due to its fast 12ns cache row register, the EDRAM memory module supports zero-wait-state burst read operations at up to 50MHz bus rates in a non-interleave configuration and 100MHz bus rates with a two-way interleave configuration.

On-chip write posting and fast page mode operation supports 12ns write and burst write operations. On a cache miss, the fast DRAM array reloads the entire 1KByte cache over a 1KByte-wide bus in 18ns for an effective bandwidth of 56.8 Gbytes/sec. This means very low latency and fewer wait states on a cache miss than a non-integrated cache/DRAM solution. The JEDEC compatible 72-bit SIMM configuration allows a single memory controller to be designed to support either JEDEC slow DRAMs or high speed EDRAMs to provide a simple upgrade path to higher system performance.

Functional Diagram Column Address Latch 4 - 9 Bit Comparators Sense Amps & Column Write Select A₀ - A₁₀ Row Address Latch Row Address La

Architecture



The DM512K36ST achieves 512K x 36 density by mounting five 512K x 8 EDRAMs, packaged in 44-pin plastic TSOP-II packages, on a multi-layer substrate. Four 2203 devices and one DM2213 device provide data and parity storage. The DM512K32 contains four 2203 devices for data only.

The EDRAM memory module architecture is very similar to a standard 2MB DRAM module with the addition of an integrated

cache and on-chip control which allows it to operate much like a page mode or static column DRAM.

The EDRAM's SRAM cache is integrated into the DRAM array as tightly coupled row registers. The 512K x 32/36 EDRAM SIMM has a total of four independent DRAM memory banks each with its own 256 x 32/36 SRAM row register. Memory reads always occur from the cache row register of one of these banks as specified by row address bits A₈ and A₉ (bank select). When the internal comparator detects that the row address matches the last row read from any of the four DRAM banks (page hit), the SRAM is accessed and data is available on the output pins in 12ns from column address input. Subsequent reads within the page (burst reads or random reads) can continue at 12ns cycle time. When the row address does not match the last row read from any of the four DRAM banks (page miss), the new DRAM row is accessed and loaded into the appropriate SRAM row register

and data is available on the output pins all within 30ns from row enable. Subsequent reads within the page (burst reads or random reads) can continue at 12ns cycle time.

Since reads occur from the SRAM cache, the DRAM precharge can occur during burst reads. This eliminates the precharge time delay suffered by other DRAMs and SDRAMs when accessing a new page. The EDRAM has an independent on-chip refresh counter and dedicated refresh control pin to allow the DRAM array to be refreshed concurrently with cache read operations (hidden refresh).

During EDRAM read accesses, data can be accessed in either static column

or page mode depending upon the operation of the /CAL input. If /CAL is held high, new data is accessed with each new column address (static column mode). If /CAL is brought low during a read access, the column address is latched and new data will not be accessed until both the column address is changed and /CAL is brought high (page mode). A dedicated output enable (/G) with 5ns access time allows high speed two-way interleave without an external multiplexer.

Memory writes are posted to the input data latch and directed to the DRAM array. During a write hit, the on-chip address comparator activates a parallel write path to the SRAM cache to maintain coherency. Random or page mode writes can be posted 5ns after column address and data are available. The EDRAM allows 12ns page mode cycle time for both write hits and write misses. Memory writes do not affect the contents of the cache row register except during a cache hit. Since the DRAM array can be written to at SRAM speeds, there is no need for complex writeback schemes.

By integrating the SRAM cache as row registers in the DRAM array and keeping the on-chip control simple, the EDRAM is able to provide superior performance over standard slow 4Mb DRAMs.

By eliminating the need for SRAMs and cache controllers, system cost, board space, and power can all be reduced.

Functional Description


The EDRAM is designed to provide optimum memory performance with high speed microprocessors. As a result, it is possible to perform simultaneous operations to the DRAM and SRAM cache sections of the EDRAM. This feature allows the EDRAM to hide precharge and refresh operation during reads and maximize hit rate by maintaining page cache contents during write operations even if data is written to another memory page. These capabilities, in conjunction with the faster basic DRAM and cache speeds of the EDRAM, minimize processor wait states.

EDRAM Basic Operating Modes

The EDRAM operating modes are specified in the table to follow.

Hit and Miss Terminology

In this datasheet, "hit" and "miss" always refer to a hit or miss to any of the four pages of data contained in the SRAM cache row



registers. There are four cache row registers, one for each of the four banks of DRAM. These registers are specified by the bank select row address bits A_8 and A_9 . The contents of these cache row registers is always equal to the last row that was read from each of the four internal DRAM banks (as modified by any write hit data).

DRAM Read Hit

A DRAM read request is initiated by clocking /RE with W/R low and /F high. The EDRAM will compare the new row address to the last row read address latch for the bank specified by row address bits A₈₋₉ (LRR: a 9-bit row address latch for each internal DRAM bank which is reloaded on each /RE active read miss cycle). If the row address matches the LRR, the requested data is already in the SRAM cache and no DRAM memory reference is initiated. The data specified by the row and column address is available at the output pins at the greater of times t_{AC} or t_{GOV} . Since no DRAM activity is initiated, / \overline{RE} can be brought high after time t_{RE1} , and a shorter precharge time, t_{RP1}, is required. Additional locations within the currently active page may be accessed concurrently with precharge by providing new column addresses to the multiplex address inputs. New data is available at the output at time t_{AC} after each column address change in static column mode. During any read cycle, it is possible to operate in either static column mode with /CAL=high or page mode with /CAL clocked to latch the column address. In page mode, data valid time is determined by either t_{AC} or t_{CQV}.

DRAM Read Miss

A DRAM read request is initiated by clocking /RE with W/R low and /F high. The EDRAM will compare the new row address to the LRR address latch for the bank specified by row address bits A_{8-9} (LRR: a 9-bit row address latch for each internal DRAM bank which is reloaded on each /RE active read miss cycle). If the row address does not match the LRR, the requested data is not in SRAM cache and a new row is fetched from the DRAM. The EDRAM will load the new row data into the SRAM cache and update the LRR latch. The data at the specified column address is available at the output pins at the greater of times t_{RAC} , t_{AC} , and t_{GQV} . /RE may be brought high after time t_{RE} since the new row data is safely latched into SRAM cache. This allows the EDRAM to precharge the DRAM array while data is accessed from SRAM cache. Additional locations within the currently active page may be accessed by providing new

column addresses to the multiplex address inputs. New data is available at the output at time t_{AC} after each column address change in static column mode. During any read cycle, it is possible to operate in either static column mode with /CAL=high or page mode with /CAL clocked to latch the column address. In page mode, data valid time is determined by either t_{AC} or t_{COV} .

DRAM Write Hit

A DRAM write request is initiated by clocking /RE while W/R, /WE, and /F are high. The EDRAM will compare the new row address to the LRR address latch for the bank specified by row address bits A_{8-9} (LRR: a 9-bit row address latch for each internal DRAM bank which is reloaded on each /RE active read miss cycle). If the row address matches the LRR, the EDRAM will write data to both the DRAM page in the appropriate bank and its corresponding SRAM cache simultaneously to maintain coherency. The write address and data are posted to the DRAM as soon as the column address is latched by bringing /CAL low and the write data is latched by bringing /WE low (both /CAL and /WE must be high when initiating the write cycle with the falling edge of /RE). The write address and data can be latched very quickly after the fall of /RE ($t_{RAH} + t_{ASC}$ for the column address and t_{DS} for the data). During a write burst sequence, the second write data can be posted at time t_{RSW} after /RE. Subsequent writes within a page can occur with write cycle time t_{PC}. With /G enabled and /WE disabled, read operations may be performed while /RE is activated in write hit mode. This allows read-modify-write, write-verify, or random readwrite sequences within the page with 12ns cycle times. At the end of any write sequence (after /CAL and /WE are brought high and t_{RE} is satisfied), /RE can be brought high to precharge the memory. Cache reads can be performed concurrently with precharge (see "/RE Inactive Operation"). When /RE is inactive, the cache reads will occur from the page accessed during the last /RE active read cycle. During write sequences, a write operation is not performed unless both /CAL and /WE are low. As a result, the /CAL input can be used as a byte write select in multi-chip systems.

DRAM Write Miss

A DRAM write request is initiated by clocking /RE while W/R, /WE, and /F are high. The EDRAM will compare the new row address to the LRR address latch for the bank specified for row address bits $A_{8.9}$ (LRR: a 9-bit row address latch for each internal

EDRAM Basic Operating Modes

Function	/S	/RE	W/R	/F	A ₀₋₁₀	Comment
Read Hit	L	↓	L	Н	Row = LRR	No DRAM Reference, Data in Cache
Read Miss	L	\	L	Н	Row ≠ LRR	DRAM Row to Cache
Write Hit	L	\	Н	Н	Row = LRR	Write to DRAM and Cache, Reads Enabled
Write Miss	L	\	Н	Н	Row ≠ LRR	Write to DRAM, Cache Not Updated, Reads Disabled
Internal Refresh	Х	\	Х	L	Х	Cache Reads Enabled
Low Power Standby	Н	Н	Х	Х	Х	Standby Current
Unallowed Mode	Н	L	Х	Н	Х	

H = High; L = Low; X = Don't Care; ↓ = High-to-Low Transition; LRR = Last Row Read

DRAM bank which is reloaded on each /RE active read miss cycle). If the row address does not match any of the LRRs, the EDRAM will write data to the DRAM page in the appropriate bank and the contents of the current cache is not modified. The write address and data are posted to the DRAM as soon as the column address is latched by bringing /CAL low and the write data is latched by bringing /WE low (both /CAL and /WE must be high when initiating the write cycle with the falling edge of /RE). The write address and data can be latched very quickly after the fall of /RE ($t_{RAH} + t_{ASC}$ for the column address and t_{DS} for the data). During a write burst sequence, the second write data can be posted at time t_{RSW} after /RE. Subsequent writes within a page can occur with write cycle time t_{PC}. During a write miss sequence cache reads are inhibited and the output buffers are disabled (independently of /G) until time t_{WRR} after /RE goes high. At the end of a write sequence (after /CAL and /WE are brought high and t_{RF} is satisfied), /RE can be brought high to precharge the memory. Cache reads can be performed concurrently with the precharge (see "/RE Inactive Operation"). When /RE is inactive, the cache reads will occur from the page accessed during the last /RE active read cycle. During write sequences, a write operation is not performed unless both /CAL and /WE are low. As a result, /CAL can be used as a byte write select in multi-chip systems.

/RE Inactive Operation

Data may be read from the SRAM cache without clocking /RE. This capability allows the EDRAM to perform cache read operations during precharge and refresh cycles to minimize wait states. It is only necessary to select /S and /G and provide the appropriate column address to read data as shown in the table below. In this mode of operation, the cache reads will occur from the page accessed during the last /RE active read cycle. To perform a cache read in static column mode, /CAL is held high, and the cache contents at the specified column address will be valid at time t_{AC} after address is stable. To perform a cache read in page mode, /CAL is clocked to latch the column address and data.

This option is desirable when the external control logic is capable of fast hit/miss comparison. In this case, the controller can avoid the time required to perform row/column multiplexing on hit cycles.

Function	/S	/G	/CAL	A ₀₋₇
Cache Read (Static Column)	L	L	Н	Column Address
Cache Read (Page Mode)	L	L	‡	Column Address

 $H = High; L = Low; X = Don't Care; \updownarrow = Transitioning$

Write-Per-Bit Operation

The DM512K36ST SIMM provides a write-per-bit capability to selectively modify individual parity bits (DQ_{8, 17, 26, 35}) for byte write operations. The parity device (DM2213) is selected via /CAL_p. Byte write selection to non-parity bits is accomplished via CAL₀₋₃. The bits to be written are determined by a bit mask data word which is placed on the parity I/O data pins prior to clocking /RE. The logic one bits in the mask data select the bits to be written. As soon as the mask is latched by /RE, the mask data is

removed and write data can be placed on the databus. The mask is only specified on the /RE transition. During page mode write operations, the same mask is used for all write operations.

Internal Refresh

If /F is active (low) on the assertion of /RE, an internal refresh cycle is executed. This cycle refreshes the row address supplied by an internal refresh counter. This counter is incremented at the end of the cycle in preparation for the next /F refresh cycle. At least 1,024 /F cycles must be executed every 64ms. /F refresh cycles can be hidden because cache memory can be read under column address control throughout the entire /F cycle. /F cycles are the only active cycles where /S can be disabled.

/RE Only Refresh Operation

Although /F refresh using the internal refresh counter is the recommended method of EDRAM refresh, it is possible to perform an /RE only refresh using an externally supplied row address. /RE refresh is performed by executing a *write cycle* (W/R and /F are high) where /CAL is not clocked. This is necessary so that the current cache contents and LRR are not modified by the refresh operation. All combinations of addresses $A_{0.9}$ must be sequenced every 64ms refresh period. A_{10} does not need to be cycled. Read refresh cycles are not allowed because a DRAM refresh cycle does not occur when a read refresh address matches the LRR address latch.

Low Power Mode

The EDRAM enters its low power mode when /S is high. In this mode, the internal DRAM circuitry is powered down to reduce standby current.

Initialization Cycles

A minimum of eight /RE active initialization cycles (read, write, or refresh) are required before normal operation is guaranteed. Following these start-up cycles, two read cycles to different row addresses must be performed for each of the four internal banks of DRAM to initialize the internal cache logic. Row address bits A_8 and A_9 , define the four internal DRAM banks.

Unallowed Mode

Read, write, or /RE only refresh operations must not be initiated to unselected memory banks by clocking /RE when /S is high.

Reduced Pin Count Operation


It is possible to simplify the interface to the 2MByte SIMM to reduce the number of control lines. $/RE_0$ and $/RE_2$ could be tied together externally to provide a single row enable. W/R and /G can be tied together if reads are not performed during write hit cycles. This external wiring simplifies the interface without any performance impact.


Pin Descriptions

$/RE_{0.2}$ — Row Enable

These inputs are used to initiate DRAM read and write operations and latch a row address and the states of W/R and /E It is not necessary to clock /RE to read data from the EDRAM SRAM row registers. On read operations, /RE can be brought high as soon as data is loaded into cache to allow early precharge.

Interconnect Diagram





*DM2213 and $\rm R_{1.4}$ are not present on the DM512K32ST.

Pinout

Pin No.	Function	Interconnect (Component Pin)	Organization
1	GND	C (3, 8, 14, 19, 23, 34, 44)	Ground
2	DQ ₀	U1 (4)	Byte 1 I/O 1
3	DQ ₁₈	U4 (4)	Byte 3 I/O 1
4	DQ ₁	U1 (6)	Byte 1 I/O 2
5	DQ ₁₉	U4 (6)	Byte 3 I/O 2
6	DQ ₂	U1 (7)	Byte 1 I/O 3
7	DQ ₂₀	U4 (7)	Byte 3 I/O 3
8	DQ ₃	U1 (9)	Byte 1 I/O 4
9	DQ ₂₁	U4 (9)	Byte 3 I/O 4
10	+5 Volts	C (1, 5,11, 17, 22, 31)	V _{CC}
11	+5 Volts	C (1, 5, 11, 17, 22, 31)	V _{CC}
12	A ₀	C (27)	Address
13	A ₁	C (28)	Address
14	A ₂	C (29)	Address
15	A ₃	C (30)	Address
16	A ₄	C (35)	Address
17	A ₅	C (36)	Address
18	A ₆	C (37)	Address
19	A ₁₀	C (41)	Address
20	DQ ₄	U1 (13)	Byte 1 I/O 5
21	DQ ₂₂	U4 (13)	Byte 3 I/O 5
22	DQ ₅	U1 (15)	Byte 1 I/O 6
23	DQ ₂₃	U4 (15)	Byte 3 I/O 6
24	DQ ₆	U1 (16)	Byte 1 I/O 7
25	DQ ₂₄	U4 (164	Byte 3 I/O 7
26	DQ ₇	U1 (18)	Byte 1 I/O 8
27	DQ ₂₅	U4 (18)	Byte 3 I/O 8
28	A ₇	C (38)	Address
29	GND	C (3, 8, 14, 19, 23, 34, 44)	Ground
30	+5 Volts	23, 34, 44) C (1, 5, 11, 17, 22, 31)	V _{CC}
31	A ₈	C (39)	Address
32	A ₉	C (40)	Address
33	NC		Reserved for 2Mb x 36
34	/RE ₂	U3, 4, 5 (33)	Row Enable (Bytes 3,4, Parity)
35	DQ ₂₆ *	U3 (7)	Parity I/O for Byte 3
36	DQ ₈ *	U3 (4)	Parity I/O for Byte 1

Pin No.	Function	Interconnect (Component Pin)	Organization
37	DQ ₁₇ *	U3 (6)	Parity I/O for Byte 2
38	DQ ₃₅ *	U3 (9)	Parity I/O for Byte 4
39	GND	C (3, 8, 14, 19, 23, 34, 44)	Ground
40	/CAL ₀	U1 (32)	Byte 1 Column Address Latch
41	/CAL ₂	U4 (32)	Byte 3 Column Address Latch
42	/CAL ₃	U5 (32)	Byte 4 Column Address Latch
43	/CAL ₁	U2 (32)	Byte 2 Column Address Latch
44	/RE ₀	U1, 2 (33)	Row Enable (Bytes 1,2)
45	NC		Reserved for 2Mb x 36
46	/CAL _P *	U3 (32)	Parity Column Address Latch
47	/WE	C (26)	Write Enable
48	W/R	C (43)	W/R Mode Control
49	DQ ₉	U2 (4)	Byte 2 I/O 1
50	DQ ₂₇	U5 (4)	Byte 4 I/O 1
51	DQ ₁₀	U2 (6)	Byte 2 I/O 2
52	DQ ₂₈	U5 (6)	Byte 4 I/O 2
53	DQ ₁₁	U2 (7)	Byte 2 I/O 3
54	DQ ₂₉	U5 (7)	Byte 4 I/O 3
55	DQ ₁₂	U2 (9)	Byte 2 I/O 4
56	DQ ₃₀	U5 (9)	Byte 4 I/O 4
57	DQ ₁₃	U2 (13)	Byte 2 I/O 5
58	DQ ₃₁	U5 (13)	Byte 4 I/O 5
59	+5 Volts	C (1, 5, 11, 17, 22, 31)	V _{CC}
60	DQ ₃₂	U5 (15)	Byte 4 I/O 6
61	DQ ₁₄	U2 (15)	Byte 2 I/O 6
62	DQ ₃₃	U5 (16)	Byte 4 I/O 7
63	DQ ₁₅	U2 (16)	Byte 2 I/O 7
64	DQ ₃₄	U5 (18)	Byte 4 I/O 8
65	DQ ₁₆	U2 (18)	Byte 2 I/O 8
66	+5 Volts	C (1, 5, 11, 17, 22, 31)	V _{CC}
67	/G	C (12)	Output Enable
68	/F	C (2)	Refresh Mode Control
69	/S	C (42)	Chip Select
70	PD	Signal GND	Presence Detect
71	GND	C (3, 8, 14, 19, 23, 34, 44) C (3, 8, 14, 19	Ground
72	GND	C (3, 8, 14, 19 33, 34, 44)	Ground

C = Common to All Memory Chips, U1 = Chip 1, etc.

/CAL _{0-3, P} — Column Address Latch

These inputs are used to latch the column address and in combination with /WE to trigger write operations. When /CAL is high, the column address latch is transparent. When /CAL is low, the column address is closed and the output of the latch contains the address present while /CAL was high. /CAL can be toggled when /RE is low or high. However, /CAL must be high during the high-to-low transition of /RE except for /F refresh cycles.

W/R — Write/Read

This input along with /F specifies the type of DRAM operation initiated on the low going edge of /RE. When /F is high, W/R specifies either a write (logic high) or read operation (logic low).

/F — Refresh

This input will initiate a DRAM refresh operation using the internal refresh counter as an address source when /F is low on the low going edge of /RE.

/WE — Write Enable

This input controls the latching of write data on the input data pins. A write operation is initiated when both /CAL and /WE are low.

/G — Output Enable

This input controls the gating of read data to the output data pins during read operations.

Absolute Maximum Ratings

(Beyond Which Permanent Damage Could Result)

(Dojona Winen Fermanent Damage Coura Westar)	
Description	Ratings
Input Voltage (V _{IN})	- 1 ~ 7v
Output Voltage (V _{OUT})	- 1 ~ 7v
Power Supply Voltage (V _{CC})	- 1 ~ 7v
Ambient Operating Temperature (T _A)	-40 ~ 85°C
Storage Temperature (T _S)	-55 ~ 150°C
Static Discharge Voltage (Per MIL-STD-883 Method 3015)	Class 1
Short Circuit O/P Current (I _{OUT})	50mA*

^{*} One output at a time per device; short duration

/S — Chip Select

This input is used to power up the I/O and clock circuitry. When /S is high, the EDRAM remains in its low power mode. /S must remain active throughout any read or write operation. With the exception of /F refresh cycles, /RE should never be clocked when /S is inactive.

*DQ*₀₋₃₅ — *Data Input/Output*

These bidirectional data pins are used to read and write data to the EDRAM. On the DM512K36 SIMM, the parity pins are also used to specify the bit mask used during parity write operations.

A₀₋₁₀ — Multiplex Address

These inputs are used to specify the row and column addresses of the EDRAM data. The 11-bit row address is latched on the falling edge of /RE. The 8-bit column address can be specified at any other time to select read data from the SRAM cache or to specify the write column address during write cycles.

V_{CC} Power Supply

These inputs are connected to the +5 volt power supply.


V_{SS} Ground

These inputs are connected to the power supply ground connection.

Capacitance

Description	Max*	Pins
Input Capacitance	22/24pf	A ₀₋₁₀
Input Capacitance	16pf	/RE ₀
Input Capacitance	14/18pf	/RE ₂
Input Capacitance	17pf	/G
I/O Capacitance	9pf	DQ ₀₋₃₅
Input Capacitance	10pf	/CAL _{0-3, P}
Input Capacitance	24/27pf	W/R, /WE, /F, /S

^{*} DM512K32ST/DM512K36ST, respectively



Electrical Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Commercial; -40 to } 85^{\circ}\text{C}, \text{ Industrial)}$

Symbol	Parameters	Min	Max	Test Conditions
V _{CC}	Supply Voltage	4.75V	5.25V	All Voltages Referenced to V _{SS}
V _{IH}	Input High Voltage	2.4V	6.5V	
V _{IL}	Input Low Voltage	-1.0V	0.8V	
V _{OH}	Output High Level	2.4V	_	I _{OUT} = - 5mA
V _{OL}	Output Low Level	_	0.4V	I _{OUT} = 4.2mA
I _{i(L)}	Input Leakage Current	-50µA	50μΑ	$OV \le V_{IN} \le 6.5V$, All Other Pins Not Under Test = OV
I _{O(L)}	Output Leakage Current	-50µA	50μΑ	$OV \le V_{IN}$, $OV \le V_{OUT} \le 5.5V$

Operating Current — DM512K32ST

Symbol	Operating Current	33MHz Typ ⁽¹⁾	-12 Max	-15 Max	Test Condition	
I _{CC1}	Random Read	440mA	900mA	720mA	/RE, /CAL, /G and Addresses Cycling: $t_C = t_C$ Minimum	2, 3
I _{CC2}	Fast Page Mode Read	260mA	580mA	460mA	/CAL, /G and Addresses Cycling: t _{PC} = t _{PC} Minimum	2, 4
I _{CC3}	Static Column Read	220mA	440mA	360mA	/G and Addresses Cycling: t _{SC} = t _{SC} Minimum	2, 4
I _{CC4}	Random Write	540mA	760mA	600mA	/RE, /CAL, /WE and Addresses Cycling: $t_C = t_C$ Minimum	2, 3
I _{CC5}	Fast Page Mode Write	200mA	540mA	420mA	/CAL, /WE and Addresses Cycling: t _{PC} = t _{PC} Minimum	2, 4
I _{CC6}	Standby	4mA	4mA	4mA	All Control Inputs Stable ≥ V _{CC} - 0.2V, Outputs Driven	
I _{CCT}	Average Typical Operating Current	120mA		_	See "Estimating EDRAM Operating Power" Application Note	1

Operating Current — DM512K36ST

Symbol	Operating Current	33MHz Typ ⁽¹⁾	-12 Max	-15 Max	Test Condition	Notes
I _{CC1}	Random Read	550mA	1125mA	900mA	/RE, /CAL, /G and Addresses Cycling: $t_C = t_C$ Minimum	2, 3
I _{CC2}	Fast Page Mode Read	325mA	725mA	575mA	A /CAL, /G and Addresses Cycling: t _{PC} = t _{PC} Minimum	
I _{CC3}	Static Column Read	275mA	550mA	450mA	/G and Addresses Cycling: t _{SC} = t _{SC} Minimum	2, 4
I _{CC4}	Random Write	675mA	950mA	750mA	/RE, /CAL, /WE and Addresses Cycling: t _C = t _C Minimum	2, 3
I _{CC5}	Fast Page Mode Write	250mA	675mA	525mA	/CAL, /WE and Addresses Cycling: t _{PC} = t _{PC} Minimum	2, 4
I _{CC6}	Standby	5mA	5mA	5mA	All Control Inputs Stable ≥ V _{CC} - 0.2V, Outputs Driven	
I _{CCT}	Average Typical Operating Current	150mA	_	_	See "Estimating EDRAM Operating Power" Application Note	1

^{(1) &}quot;33MHz Typ" refers to worst case I_{CC} expected in a system operating with a 33MHz memory bus. See power applications note for further details. This parameter is not 100% tested or guaranteed.

⁽²⁾ $\rm I_{CC}$ is dependent on cycle rates and is measured with CMOS levels and the outputs open.

⁽³⁾ $I_{\mbox{CC}}$ is measured with a maximum of one address change while /RE = $V_{\mbox{IL}}$

⁽⁴⁾ I_{CC} is measured with a maximum of one address change while /CAL = V_{IH} .

		-1	2			
Symbol	Description	Min	Мах	Min	Max	Units
t _{AC} ⁽¹⁾	Column Address Access Time		12		15	ns
t _{ACH}	Column Address Valid to /CAL Inactive (Write Cycle)	12		15		ns
t _{ACi}	Address Valid to /CAL Inactive	12		15		ns
t _{AQX}	Column Address Change to Output Data Invalid	5		5		ns
t _{ASC}	Column Address Setup Time	5		5		ns
t _{ASR}	Row Address Setup Time	5		5		ns
t _C	Row Enable Cycle Time	55		65		ns
t _{C1}	Row Enable Cycle Time, Cache Hit (Row=LRR), Read Cycle Only	20		25		ns
t _{CAE}	Column Address Latch Active Time	5		6		ns
t _{CAH}	Column Address Hold Time	0		0		ns
t _{CH}	Column Address Latch High Time (Latch Transparent)	5		5		ns
t _{CHR}	/CAL Inactive Lead Time to /RE Inactive (Write Cycles Only)	-2		-2		ns
t _{CHW}	Column Address Latch High to Write Enable Low (Multiple Writes)	0		0		ns
t _{CQV}	Column Address Latch High to Data Valid		15		15	ns
t _{CQX}	Column Address Latch Inactive to Data Invalid	5		5		ns
t _{CRP}	Column Address Latch Setup Time to Row Enable	5		5		ns
t _{CWL}	/WE Low to /CAL Inactive	5		5		ns
t _{DH}	Data Input Hold Time	0		0		ns
t _{DMH}	Mask Hold Time From Row Enable (Write-Per-Bit)	1		1.5		ns
t _{DMS}	Mask Setup Time to Row Enable (Write-Per-Bit)	5		5		ns
t _{DS}	Data Input Setup Time	5		5		ns
t _{GQV} ⁽¹⁾	Output Enable Access Time		5		5	ns
t _{GQX} ^(2,3)	Output Enable to Output Drive Time	0	5	0	5	ns
t _{GQZ} ^(4,5)	Output Turn-Off Delay From Output Disabled (/G↑)	0	5	0	5	ns
t _{MH}	/F and W/R Mode Select Hold Time	0		0		ns
t _{MSU}	/F and W/R Mode Select Setup Time	5		5		ns
t _{NRH}	/CAL, /G, and /WE Hold Time For /RE-Only Refresh	0		0		ns
t _{NRS}	/CAL, /G, and /WE Setup Time For /RE-Only Refresh	5		5		ns
t _{PC}	Column Address Latch Cycle Time	12		15		ns
t _{RAC} ⁽¹⁾	Row Enable Access Time, On a Cache Miss		30		35	ns
t _{RAC1} ⁽¹⁾	Row Enable Access Time, On a Cache Hit (Limit Becomes t _{AC})		15		17	ns
t _{RAC2} ^(1,6)	Row Enable Access Time for a Cache Write Hit		30		35	ns
t _{RAH}	Row Address Hold Time	1		1.5		ns
t _{RE}	Row Enable Active Time	30	100000	35	100000	ns

Switching Characteristics (continued) ($V_{CC}=5V\pm5\%,\,T_A=0$ to 70°C, Commercial; -40 to 85°C, Industrial; $C_L=50pF$)

		_	12	-15		
Symbol	Description	Min	Max	Min	Max	Units
t _{RE1}	Row Enable Active Time, Cache Hit (Row=LRR) Read Cycle	8		10		ns
t _{REF}	Refresh Period		64		64	ms
t _{RGX}	Output Enable Don't Care From Row Enable (Write, Cache Miss), O/P Hi Z	9		10		ns
t _{RQX1} (2,6)	Row Enable High to Output Turn-On After Write Miss	0	12	0	15	ns
t _{RP} ⁽⁷⁾	Row Precharge Time	20		25		ns
t _{RP1}	Row Precharge Time, Cache Hit (Row=LRR) Read Cycle	8		10		ns
t _{RRH}	Read Hold Time From Row Enable (Write Only)	0		0		ns
t _{RSH}	Last Write Address Latch to End of Write	12		15		ns
t _{RSW}	Row Enable to Column Address Latch Low For Second Write	35		40		ns
t _{RWL}	Last Write Enable to End of Write	12		15		ns
t _{SC}	Column Address Cycle Time	12		15		ns
t _{SHR}	Select Hold From Row Enable	0		0		ns
t _{SQV} ⁽¹⁾	Chip Select Access Time		12		15	ns
t _{SQX} ^(2,3)	Output Turn-On From Select Low	0	12	0	15	ns
t _{SQZ} ^(4,5)	Output Turn-Off From Chip Select	0	8	0	10	ns
t _{SSR}	Select Setup Time to Row Enable	5		5		ns
t _T	Transition Time (Rise and Fall)	1	10	1	10	ns
t _{WC}	Write Enable Cycle Time	12		15		ns
t _{WCH}	Column Address Latch Low to Write Enable Inactive Time	5		5		ns
t _{WHR} ⁽⁷⁾	Write Enable Hold After /RE	0		0		ns
t _{WI}	Write Enable Inactive Time	5		5		ns
t _{WP}	Write Enable Active Time	5		5		ns
t _{WQV} ⁽¹⁾	Data Valid From Write Enable High		12		15	ns
t _{WQX} ^(2,5)	Data Output Turn-On From Write Enable High	0	12	0	15	ns
t _{WQZ} (3,4)	Data Turn-Off From Write Enable Low	0	12	0	15	ns
t _{WRP}	Write Enable Setup Time to Row Enable	5		5		ns
t _{WRR}	Write to Read Recovery (Following Write Miss)		12		15	ns


⁽¹⁾ $V_{\mbox{OUT}}$ Timing Reference Point at 1.5V

⁽²⁾ Parameter Defines Time When Output is Enabled (Sourcing or Sinking Current) and is Not Referenced to V_{OH} or V_{OL} (3) Minimum Specification is Referenced from V_{IH} and Maximum Specification is Referenced from V_{IL} on Input Control Signal

 ⁽⁴⁾ Parameter Defines Time When Output Achieves Open-Circuit Condition and is Not Referenced to V_{OH} or V_{OL}
 (5) Minimum Specification is Referenced from V_{IL} and Maximum Specification is Referenced from V_{IH} on Input Control Signal


⁽⁶⁾ Access Parameter Applies When /CAL Has Not Been Asserted Prior to $\rm t_{RAC2}$


⁽⁷⁾ For Write-Per-Bit Devices, $\mathbf{t}_{\mathrm{WHR}}$ is Limited By Data Input Setup Time, \mathbf{t}_{DS}





/RE Inactive Cache Read Hit (Page Mode) /RE 0,2 A_{0-10} t_{CAH} - A_{0-10} Column 1 Column 2 Row \leftarrow t_{ASC} t_{CAE} /WE - t_{AC} $\mathrm{t}_{\mathrm{CQX}}$ DQ₀₋₃₅ Open Data 1 Data 2 t_{GQZ} t_{GQX} -/G t_{SQX} - $\mathrm{t}_{\mathrm{SQZ}}$ t_{SQV} Don't Care or Indeterminate

NOTES: 1. Data accessed during /RE inactive read is from the row address specified during the last /RE active read cycle.










Burst Write (Hit or Miss) Followed By /RE Inactive Cache Reads /RE_{0,2} t_{RP} t_{MSU} t_{CHR} /F t_{MSU} — t_{MH} W/R $\overset{t_{\mathsf{ASR}}}{\longleftarrow} \underline{t_{\mathsf{RAH}}}$ t_{CAH} t_{RSW} A₀₋₇ A₀₋₇ A_{0-10} Row Column 1 Column 2 Column n A₀₋₁₀ t_{ACH} - $\leftarrow t_{ASC} \xrightarrow{ACH} t_{CAH} | \leftarrow \rightarrow | t_{CWL}$ $t_{RSH} = t_{CWL}$ /CAL 0-3, P t_{WCH} $t_{CHW} \rightarrow$ - t_{WRP} t_{RRH} /WE $\overline{\leftarrow} t_{WRR}$ t_{WHR} t_{WC} t_{RWL} · t_{DH} t_{DH} $t_{DS} \rightarrow$ DQ₀₋₃₅ Open Data 1 Data 2 Cache (Column n) t_{RQX1} t_{GQX} /G - t_{GQV} - t_{SSR} Don't Care or Indeterminate NOTES: 1. /G becomes a don't care after $t_{\mbox{\scriptsize RGX}}$ during a write miss.


Read/Write During Write Hit Cycle (Can Include Read-Modify-Write) t_{RE} /RE 0, 2 t_{MSU} tchr - t_{MH} t_{MSU} - t_{MH} W/R t_{ASR} t_{RAH} A_{0-7} A_{0-10} Row Column 1 Column 2 Column 3 t_{ACH} t_{RSH} t_{CRP} /CAL 0-3, P t_{CAE} t_{WCH} _ t_{CWL} t_{WRP} - t_{RRH} ←t_{WP}→ t_{WHR} t_{RAC2} t_{AQX} t_{RWL} ← t_{WQV} t_{AC} t_{DS} DQ₀₋₃₅ Read Data Write Data Read Data <u>→ t</u>DH - t_{GQX} -t GQZ - t_{GQZ} \leftarrow t_{WQX} $\left| \longleftarrow t_{\text{GQV}} \right|$ $\leftarrow t_{GQV} \rightarrow$ /G \leftarrow t_{SSR} Don't Care or Indeterminate NOTES: 1. If column address one equals column address two, then a read-modify-write cycle is performed.

Write-Per-Bit Cycle (/G=High)



NOTES: 1. Data mask bit high (1) enables bit write; data mask bit low (0) inhibits bit write.
2. Write-per-bit cycle valid only for DM512K36 ST.
3. Write-per-bit waveform applies to parity bits only (DQ 8, 17, 26, 35).


/F Refresh Cycle



Don't Care or Indeterminate

- NOTES: 1. During /F refresh cycles, the status of W/R, /WE, ${\rm A_{0-10}}$, /CAL, /S, and /G is a don't care.
 - 2. $\ \ /RE$ inactive cache reads may be performed in parallel with $\ /F$ refresh cycles.

/RE-Only Refresh



Don't Care or Indeterminate

- NOTES: 1. All binary combinations of $A_{0.9}$ must be refreshed every 64ms interval. A_{10} does not have to be cycled, but must remain valid during row address setup and hold times.
 - 2. /RE refresh is write cycle with no /CAL active cycle.

