


PRELIMINARY

DESCRIPTION:

The DPS32KX32Y5 a 32K x 32 SRAM module the utilize the new and innovative space saving TSOP stacking technology. The module is constructed of four 32K x 8 SRAM's that are configured as 32K x 32.



The DPS32KX32Y5 provides for a compatible upgrade path to lower density compatible modules. The module features high speed access times with common data inputs and outputs.



FEATURES:

- Organizations Available:
32K x 32, 64K x 16 or 128K x 8
- Access Times: 12, 15, 20ns
- Fully Static Operation
- No clock or refresh required
- Single +5V Power Supply, $\pm 10\%$ Tolerance
- TTL Compatible
- Common Data Inputs and Outputs
- Package: 60-Pin TSOP Stack

PIN NAMES	
A0 - A13	Address Inputs
I/O0 - I/O31	Data Input/Output
CE0 - CE3	Low Chip Enables
WE	Write Enable
OE	Output Enable
V _{DD}	Power (+5V)
V _{SS}	Ground
N.C.	No Connect



DPS32KX32Y5

Dense-Pac Microsystems, Inc.

PRELIMINARY

RECOMMENDED OPERATING RANGE ³					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input HIGH Voltage	2.2		V _{DD} +0.5	V
V _{IL}	Input LOW Voltage	-0.5 ²		0.8	V
T _A	Operating Temperature	C	0	+25	°C
		CI	-40	+25	

TRUTH TABLE					
Mode	CE	WE	OE	I/O Pin	Supply Current
Not Selected	H	X	X	High-Z	Standby
DOUT Disable	L	H	H	High-Z	Active
Read	L	H	L	DOUT	Active
Write	L	L	X	DIN	Active

H = HIGH

L = LOW

X = Don't Care

CAPACITANCE ⁴ : T _A = 25°C, F = 1.0MHz				
Symbol	Parameter	Max.	Unit	Condition
C _{ADR}	Address Input	30	pF	V _{IN} ² = 0V
C _{CE}	Chip Enable	10		
C _{WE}	Write Enable	30		
C _{OE}	Output Enable	30		
C _{I/O}	Data Input/Output	10		

ABSOLUTE MAXIMUM RATINGS ³			
Symbol	Parameter	Value	Unit
T _{STC}	Storage Temperature	-65 to +150	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
V _{DD}	Supply Voltage ¹	-0.5 to +7.0	°C
V _{I/O}	Input/Output Voltage ¹	-0.5 to V _{DD} +0.5	V


AC TEST CONDITIONS	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns
Input and Output Timing Reference Levels	1.5V

DC OUTPUT CHARACTERISTICS					
Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{OH}	HIGH Voltage	I _{OH} = -4.0mA	2.4		V
V _{OL}	LOW Voltage	I _{OL} = 8.0mA		0.4	V

OUTPUT LOAD		
Load	C _L	Parameters Measured
1	50pF	except t _{LZ} , t _{HZ} , t _{OHZ} , t _{OLZ} , and t _{WHZ}
2	5pF	t _{LZ} , t _{HZ} , t _{OHZ} , t _{OLZ} , and t _{WHZ}

Figure 1. Output Load

* Including Probe and Jig Capacitance.



DC OPERATING CHARACTERISTICS: Over operating ranges					
Symbol	Characteristics	Test Conditions	Min.	Max.	Unit
I _{IN}	Input Leakage Current	V _{IN} = 0V to V _{DD}	-8	+8	μA
I _{OUT}	Output Leakage Current	V _{I/O} = 0V to V _{DD} , CE or OE = V _{IH} , or WE = V _{IL}	-2	+2	μA
I _{CC}	Operating Supply Current	Cycle=min., Duty=100% I _{OUT} = 0mA	X8	320	mA
			X16	480	
			X32	800	
I _{SB1}	Full Standby Supply Current	V _{IN} ≥ V _{DD} -0.2V or V _{IN} ≤ V _{SS} +0.2V		60	mA
I _{SB2}	Standby Current (TTL)	CE = V _{IH}		200	mA
V _{OL}	Output Low Voltage	I _{OUT} = 8.0mA		0.4	V
V _{OH}	Output High Voltage	I _{OUT} = -4.0mA	2.4		V


+ Typical measurements made at +25°C, Cycle = min., V_{DD} = 5.0V.

PRELIMINARY



AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges									
No.	Symbol	Parameter	12ns		15ns		20ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{RC}	Read Cycle Time	12		15		20		ns
2	t _{AA}	Address Access Time		12		15		20	ns
3	t _{CO}	$\overline{CE}$ to Output Valid		12		15		20	ns
4	t _{OE}	Output Enable to Output Valid		6		7		10	ns
5	t _{CLZ}	$\overline{CE}$ to Output in LOW-Z ^{4, 5}	3		3		3		ns
6	t _{OLZ}	Output Enable to Output in LOW-Z ^{4, 5}	0		0		0		ns
7	t _{CHZ}	$\overline{CE}$ to Output in HIGH-Z ^{4, 5}	0	6	0	7	0	10	ns
8	t _{OHZ}	Output Enable to Output in HIGH-Z ^{4, 5}	0	6	0	7	0	8	ns
9	t _{OH}	Output Hold from Address Change	3		3		3		ns

AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE ^{6, 7} : Over operating ranges									
No.	Symbol	Parameter	12ns		15ns		20ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
10	t _{WC}	Write Cycle Time	12		15		20		ns
11	t _{AW}	Address Valid to End of Write	9		12		15		ns
12	t _{CW}	Chip Enable to End of Write	9		12		15		ns
13	t _{AS}	Address Set-Up Time *	0		0		0		ns
14	t _{WP}	Write Pulse Width ($\overline{OE}$ High)	9		12		15		ns
15	t _{WPI}	Write Pulse Width ($\overline{OE}$ Low)	12		15		20		ns
16	t _{WR}	Write Recovery Time	0		0		0		ns
17	t _{WHZ}	Write Enable to Output in HIGH-Z ^{4, 5}	0	6	0	8	0	8	ns
18	t _{DW}	Data to Write Time Overlap	7		8		10		ns
19	t _{DH}	Data Hold from Write Time	0		0		0		ns
20	t _{OW}	Output Active from End of Write	0		0		0		ns



* Valid for both Read and Write Cycles.



PRELIMINARY



PRELIMINARY



PRELIMINARY


ORDERING INFORMATION


DP	S	32K	X	32	Y5	-XX	X	
PREFIX	TYPE	MEMORY DEPTH	DESIG	MEMORY WIDTH	PACKAGE	SPEED	GRADE	
								C COMMERCIAL 0°C to +70°C
								CI COMMERCIAL PROCESSED- INDUSTRIAL TEMPERATURE -40°C to +85°C
						12	12ns	
						15	15ns	
						20	20ns	
								64-PIN TSOP STACK
								MEMORY MODULE WITHOUT SUPPORT LOGIC
								CMOS SRAM

NOTES:

1. All voltages are with respect to V_{SS}.
2. -2.0V min. for pulse width less than 20ns (V_{IL} min. = -0.5V at DC level).
3. Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
4. This parameter is guaranteed and not 100% tested.
5. Transition is measured at the point of ± 500 mV from steady state voltage.
6. When $\overline{OE}$ and $\overline{CE}$ are LOW and $\overline{WE}$ is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
7. The outputs are in a high impedance state when $\overline{WE}$ is LOW.
8. $\overline{CE}$ and $\overline{WE}$ can initiate and terminate WRITE Cycle.

WAVEFORM KEY

			
Data Valid	Transition from HIGH to LOW	Transition from LOW to HIGH	Data Undefined or Don't Care

**Dense-Pac Microsystems, Inc.**

7321 Lincoln Way ♦ Garden Grove, California 92841-1431
(714) 898-0007 (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772 ♦ <http://www.dense-pac.com>