


DESCRIPTION:

The DPS1MX8MKN3 High Speed SRAM "STACK" devices are a revolutionary new memory subsystem using Dense-Pac Microsystems' ceramic Stackable Leadless Chip Carriers (SLCC) mounted on a co-fired ceramic substrate having side-brazed leads. The device packs 8-Megabits of low-power CMOS static RAM in a 600-mil-wide, 32-pin dual-in-line package.

The DPS1MX8MKN3 STACK devices contain two 512K x 8 SRAM die, each packaged in a hermetically sealed SLCC, making the devices suitable for commercial, industrial and military applications.

By using SLCCs, the "Stack" family of devices offer a higher board density of memory than available with conventional through-hole, surface mount or hybrid techniques.




FEATURES:

- Organizations Available: 1Meg x 8
- Access Times:
20*, 25, 30, 35, 45ns
- Fully Static Operation
- No clock or refresh required
- Single +5V Power Supply, $\pm 10\%$ Tolerance
- TTL Compatible
- Common Data Inputs and Outputs
- Low Data Retention Voltage: 2.0V min.
- Package Available:
32 Pin DIP


* Commercial and Industrial Grade only.

PIN NAMES	
A0 - A18	Address Inputs
I/O0 - I/O7	Data Input/Output
$\overline{CE}0, \overline{CE}1$	Low Chip Enables
$\overline{WE}$	Write Enable
VDD	Power (+ 5V)
VSS	Ground

FUNCTIONAL BLOCK DIAGRAM



PIN-OUT DIAGRAM



TRUTH TABLE				
Mode	$\overline{CE}$	$\overline{WE}$	I/O Pin	Supply Current
Not Selected	H	X	High-Z	Standby
Read	L	H	D _{OUT}	Active
Write	L	L	D _{IN}	Active

H = HIGH

L = LOW

X = Don't Care

ABSOLUTE MAXIMUM RATINGS ³			
Symbol	Parameter	Value	Unit
T _{STC}	Storage Temperature	-65 to +150	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
V _{DD}	Supply Voltage ¹	-0.5 to +7.0	°C
V _{I/O}	Input/Output Voltage ¹	-0.5 to V _{DD} + 0.5	V

CAPACITANCE ⁴ : T _A = 25°C, F = 1.0MHz				
Symbol	Parameter	Max.	Unit	Condition
C _{ADR}	Address Input	18	pF	V _{IN} ² = 0V
C _{CE}	Chip Enable	12		
C _{WE}	Write Enable	18		
C _{I/O}	Data Input/Output	22		

DC OUTPUT CHARACTERISTICS					
Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{OH}	HIGH Voltage	I _{OH} = -4.0mA	2.4		V
V _{OL}	LOW Voltage	I _{OL} = 8.0mA		0.4	V

DC OPERATING CHARACTERISTICS: Over operating ranges										
Symbol	Characteristics	Test Conditions	Typ. (†)	C		I		M/B		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
I _{IN}	Input Leakage Current	V _{IN} = 0V to V _{DD}	-	-10	+10	-10	+10	-10	+10	µA
I _{OUT}	Output Leakage Current	V _{I/O} = 0V to V _{DD} , CE = V _{IH} , or WE = V _{IL}	-	-20	+20	-20	+20	-20	+20	µA
I _{CC}	Operating Supply Current	Cycle = min., Duty = 100% I _{OUT} = 0mA	145		230		240		240	mA
I _{SB1}	Full Standby Supply Current	V _{IN} ≥ V _{DD} -0.2V or V _{IN} ≤ V _{SS} +0.2V	2		20		20		30	mA
I _{SB2}	Standby Current (TTL)	CE = V _{IH}	40		120		120		120	mA
I _{DR3}	Data Retention Supply Current (3.0V)	V _{DR} = 3V, CE ≥ V _{DR} -0.2V	300		1000		2000		4000	µA
I _{DR2}	Data Retention Supply Current (2.0V)	V _{DR} = 2V, CE ≥ V _{DR} -0.2V	200		600		1600		3600	µA
V _{OL}	Output Low Voltage	I _{OUT} = 8.0mA	-		0.4		0.4		0.4	V
V _{OH}	Output High Voltage	I _{OUT} = -4.0mA	-	2.4		2.4		2.4		V

† Typical measurements made at +25°C, Cycle = min., V_{DD} = 5.0V.


RECOMMENDED OPERATING RANGE ³					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input HIGH Voltage	2.2		V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage	-0.5 ²		0.8	V
T _A	Operating Temperature	M/B	-55	+25	+125
		I	-40	+25	+85
		C	0	+25	+70

AC TEST CONDITIONS	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns
Input and Output Timing Reference Levels	1.5V

OUTPUT LOAD		
Load	C _L	Parameters Measured
1	100pF	except t _{LZ} , t _{HZ} , and t _{WHZ}
2	5pF	t _{LZ} , t _{HZ} , and t _{WHZ}

Figure 1. Output Load

* Including Probe and Jig Capacitance.




Data Retention AC Characteristics ⁸						
Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{DR}	V _{DD} for Data Retention	$\overline{CE} \geq V_{DR} - 0.2V$	2.0	-	-	V
V _{CDR}	Chip Disable to Data Retention Time	See Data Retention Waveform	0	-	-	ns
t _R	Operation Recovery Time	See Data Retention Waveform	5	-	-	ms



AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges													
No.	Symbol	Parameter	20ns*		25ns		30ns		35ns		45ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{RC}	Read Cycle Time	20		25		30		35		45		ns
2	t _{AA}	Address Access Time		20		25		30		35		45	ns
3	t _{CO}	$\overline{CE}$ to Output Valid		20		25		30		35		45	ns
4	t _{LZ}	$\overline{CE}$ to Output in LOW-Z ^{4, 5}	3		3		3		3		3		ns
5	t _{HZ}	$\overline{CE}$ to Output in HIGH-Z ^{4, 5}		8		10		15		20		25	ns
6	t _{OH}	Output Hold from Address Change	4		5		5		5		5		ns


AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE ^{6, 7} : Over operating ranges													
No.	Symbol	Parameter	20ns*		25ns		30ns		35ns		45ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
7	t _{WC}	Write Cycle Time	20		25		30		35		45		ns
8	t _{AW}	Address Valid to End of Write	13		15		20		25		35		ns
9	t _{CW}	Chip Enable to End of Write	13		15		20		25		35		ns
10	t _{AS}	Address Set-Up Time **	0		0		0		0		0		ns
11	t _{WP}	Write Pulse Width	13		15		20		25		35		ns
12	t _{WR}	Write Recovery Time	0		0		0		0		0		ns
13	t _{WHZ}	Write Enable to Output in HIGH-Z ^{4, 5}	0	8	0	10	0	12	0	15	0	20	ns
14	t _{DW}	Data to Write Time Overlap	9		10		12		15		20		ns
15	t _{DH}	Data Hold from Write Time	0		0		0		0		0		ns
16	t _{OW}	Output Active from End of Write	3		3		3		3		3		ns

* Available in Commercial and Industrial Grade Only.


** Valid for both Read and Write Cycles.





**NOTES:**


1. All voltages are with respect to V_{SS} .
2. -2.0V min. for pulse width less than 20ns (V_{IL} min. = -0.5V at DC level).
3. Stresses greater than those under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
4. This parameter is guaranteed and not 100% tested.
5. Transition is measured at the point of ± 500 mV from steady state voltage.
6. When $\overline{CE}$ is LOW and $\overline{WE}$ is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
7. The outputs are in a high impedance state when $\overline{WE}$ is LOW.
8. $\overline{CE}$ and $\overline{WE}$ can initiate and terminate WRITE Cycle.



ORDERING INFORMATION

DP	S	1M	X	8	MK	N3	-XX	X	
PREFIX	TYPE	MEMORY DEPTH	DESIG	MEMORY WIDTH	DESIG.	PACKAGE	SPEED	GRADE	
									C COMMERCIAL 0°C to +70°C
									I INDUSTRIAL -40°C to +85°C
									M MILITARY -55°C to +125°C
									B MIL-PROCESSED -55°C to +125°C
									20 20ns ("C" & "I" GRADE ONLY)
									25 25ns
									30 30ns
									35 35ns
									45 45ns
									CERAMIC DIP WITH STACK DEVICE
									4 MEGABIT BASED / 52-PIN PACKAGE
									MODULE WITHOUT SUPPORT LOGIC
									CMOS SRAM DEVICES

MECHANICAL DRAWING



Dense-Pac Microsystems, Inc.

7321 Lincoln Way ♦ Garden Grove, California 92841-1431
 (714) 898-0007 (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772 ♦ <http://www.dense-pac.com>