# DENSE-PAC MICROSYSTEMS

# 8 Megabit CMOS SRAM DPS1MS8MP

### **DESCRIPTION:**


The DPS1MS8MP is a 1Meg x 8 high-density, low-power static RAM module comprised of two 512K x 8 monolithic SRAM's, an advanced high-speed CMOS decoder and decoupling capacitors surface mounted on a co-fired ceramic substrate having side-brazed leads.


The DPS1MS8MP is available in a 600-mil-wide, 32-pin dual-in-line package that is upward compatible to the JEDEC standard pin configuration for 4 megabit monolithics.

The DPS1MS8MP operates from a single +5V supply and all input and output pins are completely TTL-compatible. The low standby power of the DPS1MS8MP makes it ideal for battery-backed applications.




- 1 Megabit x 8 Configuration
- Access Times: 55\*, 70, 85, 100, 120, 150ns
- Low Power Dissipation:
  - 300 μA (max.) Standby (CMOS) 100 mA (max.) Operating
- 2-Volt Data Retention
- Fully Static Operation
  - No Clock or Refresh Required
- All inputs and Outputs are TTL-Compatible
- 600 mil, 32-pin JEDEC Standard DIP Pinout
- \* Available in Commercial only.





PIN NAMES					
A0 - A17 Address Inputs					
I/O0 - I/O7	Data In/Out				
CE	Chip Enable				
WE	Write Enable				
$V_{DD}$	Power (+5V)				
V <sub>SS</sub>	Ground				



RECOMMENDED OPERATING RANGE <sup>1</sup>									
Symbol	Characterist	Min.	Тур.	Max.	Unit				
$V_{DD}$	Supply Voltage	4.5	5.0	5.5	V				
V <sub>IH</sub>	Input HIGH Vo	2.2		$V_{DD} + 0.3$	V				
VIL	Input LOW Vo	<b>-</b> 0.5 <sup>2</sup>		0.8	V				
T <sub>A</sub>	Operating	С	0	+25	+ 70	°C			
	Temperature	1	-40	+25	+85	٣			

TRUTH TABLE									
Mode	CE WE		I/O Pin	Supply Current					
Not Selected	Н	X	HIGH-Z	Standby					
D <sub>OUT</sub> Disable	L	Н	HIGH-Z	Active					
Read	L	Н	Dout	Active					
Write	L	L	D <sub>IN</sub>	Active					
VVIILE	L	L	L DIN	Active					

DC OUTPUT CHARACTERISTICS											
Symbol	Parameter	Conditions	Min.	Max.	Unit						
Vон	HIGH Voltage	I <sub>OH</sub> = -1.0mA	2.4	-	V						
Voi	LOW Voltage	lor = 2.1mA		0.4	V						

ABSOLUTE MAXIMUM RATINGS <sup>3</sup>						
Symbol	Parameter	Max.	Unit			
Tstc	Storage Temperature	-55 to +125	°C			
TBIAS	Temperature Under Bias	-10 to + 85	°C			
$V_{DD}$	Supply Voltage 1	-0.5 to + 7.0	V			
V <sub>I/O</sub>	Input/Output Voltage 1	-0.5 to V <sub>DD</sub> +0.5	V			

CAPACITANCE <sup>4</sup> : $T_A = 25^{\circ}C$ , $F = 1.0MHz$						
Symbol	ymbol Parameter		Unit	Condition		
C <sub>ADR</sub>	Address Input	25				
CCE	Chip Enable	20	рF	$V_{IN} = 0V$		
CWE	Write Enable	25	рі	$V_{IN} = UV$		
C <sub>I/O</sub>	Data Input/Output	35				

	DC OPERATING CHARACTERISTICS: Over operating ranges									
Symbol	Characteristics	Test Conditions	COMM	IERCIAL	INDUS	TRIAL +	Unit			
Symbol	Characteristics	rest conditions	Min.	Max.	Min.	Max.				
I <sub>IN</sub>	Input Leakage Current	$V_{IN} = 0V \text{ to } V_{DD}$	-5	+ 5	-5	+ 5	μА			
lout	Output Leakage Current	$\frac{V_{I/O}}{CE} = \frac{0V}{OE} \text{ to } V_{DD},$ $\frac{V_{I/O}}{CE} = V_{IH}, \text{ or } \overline{WE} = V_{IL}$	-5	+ 5	-5	+ 5	μА			
I <sub>CC1</sub>	Active Supply Current	$\overline{CE} = V_{IL}, V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OUT} = 0mA$		45		50	mA			
I <sub>CC2</sub>	Operating Supply Current	Cycle = min., Duty = 100%, I <sub>OUT</sub> = 0mA		100		100	mA			
I <sub>SB1</sub>	Full Standby Supply Current	$V_{IN} \ge V_{DD}$ -0.2V or $V_{IN} \le V_{SS}$ +0.2V, $\overline{CE} \ge V_{DD}$ -0.2V		250		300	μА			
I <sub>SB2</sub>	Standby Current	$\overline{CE} = V_{IH}, V_{IN} = V_{IH} \text{ or } V_{IN}$		6		6	mA			
Vol	Output Low Voltage	$I_{OUT} = 2.1 \text{mA}$		0.4		0.4	V			
Voh	Output High Voltage	$I_{OUT} = -1.0 \text{mA}$	2.4		2.4		V			


	DATA RETENTION CHARACTERISTICS									
Symbol	Parameter	Test Conditions	Тур.	COMM	ERCIAL	INDUS	TRIAL †	Unit		
Symbol	i arameter	Test Conditions	Typ.	Min.	Max.	Min.	Max.	Oilit		
V <sub>DR</sub>	Data Retention Voltage	$\overline{CE} \ge V_{DR} - 0.2V$	-	2.0	5.5	2.0	5.5	V		
I <sub>CCDR2</sub>	Data Retention Supply Current	$V_{DR} = 2.0V$	2		100		135	μΑ		
I <sub>CCDR3</sub>	Data Retention Supply Current	$V_{DR} = 3.0V$	2		120		150	μΑ		
tcdr	Chip Disable to Data Retention Time		-	0		0		ns		
tr	Recovery Time	t <sub>RC</sub> = Read Cycle Timing		5		5		ms		

<sup>†</sup> Not Available in 55ns.

AC TEST CONDITIONS						
Input Pulse Levels	0V to 3.0V					
Input Pulse Rise and Fall Times	5ns *					
Input and Output Timing Reference Levels	1.5V					

<sup>\*</sup> Transition measured between 0.8V and 2.2V.


Output Load							
Load	$C_L$	C <sub>L</sub> Parameters Measured					
1	100pF	except tclz, tolz, tchz, tohz, twhz, and twlz					
2	5pF	tclz, tolz, tchz, tohz, twhz, and twlz					




	AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges														
No.	No. Symbol	Parameter	55r	ns++	70	70ns		85ns		Ons	120ns		150ns		Unit
INO.	Syllibol	rarameter		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	UIIIL
1	t <sub>RC</sub>	Read Cycle Time	55		70		85		100		120		150		ns
2	t <sub>AA</sub>	Address Access Time		55		70		85		100		120		150	ns
3	tco	Chip Enable to Output Valid		55		70		85		100		120		150	ns
4	ton	Output Hold from Address Change	10		10		10		10		10		10		ns
5	tclz	Chip Enable to Output in LOW-Z 4, 6	10		10		10		10		10		10		ns
6	tchz	Chip Enable to Output in HIGH-Z 4, 6		35		35		45		45		50		60	ns


	AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges 7														
No.	Symbol	Parameter	55ns++		70ns		85ns		100ns		120ns		150ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.		01111
7	twc	Write Cycle Time	55		70		85		100		120		150		ns
8	taw	Address Valid to End of Write	50		65		80		90		105		115		ns
9	tcw	Chip Enable to End of Write	50		65		80		90		105		115		ns
10	t <sub>DW</sub>	Data to Write Time Overlap	30		35		35		35		40		50		ns
11	t <sub>DH</sub>	Data Hold Time from Write Time	0		0		0		0		0		0		ns
12	twp	Write Pulse Width	45		55		55		65		75		85		ns
13	tas	Address Set-up Time ***	0		0		0		0		0		0		ns
14	t <sub>AH</sub>	Address Hold Time	5		5		5		5		5		5		ns
15	twnz	Write Enable to Output in HIGH-Z 4, 6		25		30		30		30		35		40	ns
16	twLz	Write Enable to Output in LOW-Z 4, 6	5		5		5		5		5		5		ns

<sup>\*\*\*</sup> Valid for both Read and Write Cycles.




30A143-00 REV. C








### NOTES:

- 1. All voltages are with respect to Vss.
- 2. -2.0V min. for pulse width less than 20ns ( $V_{IL}$  min. = -0.5V at DC level).
- 3. Stresses greater than those under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 4. This parameter is guaranteed and not 100% tested.
- 5. Transition is measured at the point of  $\pm 500$ mV from steady state voltage.
- 6. When OE and CE are LOW and WE is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
- 7. The outputs are in a high impedance state when  $\overline{\text{WE}}$  is LOW.










### **APPLICATION NOTE:**

An upgrade to an existing memory design that uses 512Kx8 or lower density SRAM memories in a 32-pin plastic DIP to a design that uses 1Mx8 SRAM memories can be achieved by some slight modifications of the P.C.B. board. It should be noted that the only pin-out difference between the 512Kx8 memory and the 1Mx8 memory is that pin 24 is the "Output Enable" (OE) for the 512Kx8 and it is Address 19 (A19) for the 1Mx8. The 1Mx8 emulation module is made with two 512Kx8 monolithic memories and a decoder. A19 is input to the decoder to select between the two 512Kx8 SRAM memories. The 32-pin module does not have a spare pin to allow the addition of A19, therefore the  $\overline{OE}$  to both monolithic 512Kx8's on the module are hard wired to ground and the corresponding module pin is used for A19. This arrangement provides the user a simple hardware modification of one cut and one jumper to achieve the upgrade. Since the OE and Address signals are most often

common signals to the users SRAM array, the  $\overline{\text{OE}}$  signal line can be simply cut where it is fed to the SRAM array, thereby not affecting other circuitry that uses this signal. The signal that is provided to drive A19 is then jumpered to what was the  $\overline{OE}$  input to the array. This is the basic concept, additional cuts and jumpers may be needed depending on the memory configurations and P.C.B. routing. In addition, the designer will need to analyze the possible effects on system timing that a grounded  $\overline{OE}$  pin on the monolithic memories will exhibit. The I/O pins of the memories will now be active within 5ns of when the CE pin of the memory goes low and the WE pin is high (the OE pin is no longer available to control the output state of the I/O's). When the memory is selected by the  $\overline{CE}$ going low, the  $\overline{WE}$  pin will determine when a read or a write is being performed. To avoid possible bus contention problems, the designer should evaluate the I/O timing changes.



## Dense-Pac Microsystems, Inc.

7321 Lincoln Way ◆ Garden Grove , California 92841-1431

(714) 898-0007 (800) 642-4477 (Outside CA) ◆ FAX: (714) 897-1772 ◆ http://www.dense-pac.com