# DENSE-PAC MICROSYSTEMS

DPE512S8N

### **DESCRIPTION:**

The DPE512S8N is a 512K X 8 high-density, low-power EEPROM module comprised of four ceramic 128K X 8 monolithic EEPROM's, an advanced high-speed CMOS decoder and decoupling capacitors surface mounted on a co-fired ceramic substrate having side-brazed leads.

The DPE512S8N is available in a 600-mil-wide, 32-pin dual-in-line package that conforms to the same JEDEC standard pin configuration as the future four megabit monolithics.


The DPE512S8N operates from a single +5V supply and all input and output pins are completely TTL-compatible.




- 524,288 by 8 bit configuration
- Fast Access Times: 135, 170, 250, 300ns (max.)
- Low Power Available in Commercial Only Dissipation:


495 mW Operating 6.6 mW (CMOS) Standby

- Fast Write Cycle Times
  - 128 Byte Page Write Operation10ms Typical Byte Write Operation
- Data Protection
  - Hardware and Software (JEDEC Approved) Write Protection
- High Endurance
  - 10,000 Program / Erase Cycles
  - 10 Year Data Retention
- JEDEC Approved Byte Wide Pinout
- Only 1.660 x 0.600 x 0.400 inches





PIN NAMES						
A0 - A18	Address Inputs					
I/O0 - I/O7	Data In/Out					
CE	Chip Enable					
WE	Write Enable					
ŌĒ	Output Enable					
$V_{DD}$	Power (+5V)					
Vss	Ground					



RECOMMENDED OPERATING RANGE <sup>1</sup>									
Symbol	Characteris	Characteristic Min. Typ. Max. Unit							
$V_{DD}$	Supply Voltage	4.5	5.0	5.5	V				
V <sub>IH</sub>	Input HIGH Vo	2.0			V				
V <sub>IL</sub>	Input LOW Voltage				0.8	V			
		С	0	+25	+ 70				
TA	Operating	I	-40	+25	+85	°C			
	Temperature M/B		-55	+25	+ 125				

TRUTH TABLE									
Mode $\overline{\text{CE}}$ $\overline{\text{OE}}$ $\overline{\text{WE}}$ I/I Pin									
Standby	Н	X	X	HIGH-Z					
Read	L	L	Н	Dout					
Write	L	Н	L	D <sub>IN</sub>					
Write Inhibit	X	L	X	HIGH-Z					
Write Inhibit	X	X	Н	HIGH-Z					

L = LOWH = HIGHX = Don't Care

ABSOLUTE MAXIMUM RATINGS <sup>1</sup>							
Symbol	Symbol Parameter Value Unit						
TstG	Storage Temperature	-65 to +150	°C				
T <sub>BIAS</sub>	Temperature Under Bias	-65 to +135	°C				
$V_{DD}$	Supply Voltage <sup>2</sup>	-0.6 to +6.25	°C				
V <sub>I/O</sub>	Input/Output Voltage 2	-0.6 to +6.25	V				


<b>CAPACITANCE</b> <sup>3</sup> : $T_A = 25$ °C, $F = 1.0$ MHz							
Symbol	Parameter	Max.	Unit	Condition			
CCE	Chip Enable	20					
C <sub>ADR</sub>	Address Input	50					
CWE	Write Enable	50	рF	$V_{IN} = 0V$			
COE	Output Enable	50					
Ci/O	Data Input/Output	60					

AC TEST CONDITIONS					
Input Pulse Levels	0V to 3.0V				
Input Pulse Rise and Fall Times	5ns*				
Input and Output Timing Reference Levels	1.5V				

<sup>\*</sup> Transition between 0.8V and 2.2V.

	OUTPUT LOAD						
Load	$C_L$	Parameters Measured					
1	100pF	except t <sub>DF</sub>					
2	5pF	t <sub>DF</sub>					

Figure 1. Output Load \*\* Including Probe and Jig Capacitance.




	DC OPERATING CHARACTERISTICS: Over operating ranges								
Symbol	Characteristics	Test Conditions	X	Unit					
Symbol		Test Conditions	Min.	Max.	Oiiit				
I <sub>IN</sub>	Input Leakage Current	$V_{IN} = V_{DD} Max.$	-40	+40	μΑ				
lout	Output Leakage Current	V <sub>OUT</sub> = V <sub>DD</sub> Max.	-40	+40	μΑ				
Icc	Operating Supply Current	$\overline{CE} = \overline{OE} = V_{IL},$ all I/O = 0mA, f = 5MHz		90	mA				
I <sub>SB1</sub>	V <sub>DD</sub> Standby Current (TTL)	CE = V <sub>IH</sub>		12	mA				
I <sub>SB2</sub>	V <sub>DD</sub> Standby Current (CMOS)	$\overline{CE} = V_{DD} - 0.3 Vdc$		1.2	mA				
V <sub>IL</sub>	Input Voltage Low			0.8	V				
V <sub>IH</sub>	Input Voltage High		2.0		V				
V <sub>OL</sub>	Output Voltage Low	$I_{OUT} = 2.1 \text{mA}$		0.45	V				
VoH	Output Voltage High	I <sub>OUT</sub> = -400μA	2.4		V				


30A046-00 REV. C


	AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges										
No. Symbol	Symbol	l Parameter	135ns		170ns		250ns		300ns		Unit
	T di diffetei	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Oiiit	
1	trc	Read Cycle Time	135		170		250		300		ns
2	tce	Chip Enable to Output Valid		135		170		250		300	ns
3	tacc	Address Access Time		135		170		250		300	ns
4	toe	Output Enable Access Time		50		55		55		55	ns
5	tDF	Chip Enable or Output Enable to Output Float <sup>3</sup>	0	60	0	65	0	65	0	65	ns
6	tон	Output Hold from Chip Enable, Output Enable, or Address, Whichever Occurs First	0		0		0		0		ns


A	AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges 5, 6							
No.	Symbol	Parameter	Min.	Max.	Unit			
7	twc	Write Cycle Time		10	ms			
8	tas	Address Set-up Time *	10		ns			
9	tah	Address Hold Time	100		ns			
10	tcs	Chip Select Set-up Time	0		ns			
11	tch	Chip Select Hold Time	0		ns			
12	twp	Write Pulse Width (WE or CE)	150		ns			
13	t <sub>DS</sub>	Data Set-up Time	100		ns			
14	tDH	Data Hold Time	10		ns			
15	toes	Output Enable Set-up Time	10		ns			
16	toeh	Output Enable Hold Time	10		ns			
17	twph	Write Pulse Width High	50		ns			
18	tBLC	Byte Load Cycle Time		150	μs			
19	twr	Write Recovery Time	0		ns			


<sup>\*</sup> Valid for both Read and Write Cycles.














# **DEVICE OPERATION**


**READ:** The DPE512S8N is accessed like a Static RAM. When  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are low and  $\overline{\text{WE}}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is high. This dual line control gives designers flexibility in preventing bus contention.

**WRITE:** A low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high initiates a write cycle. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ . Once a byte Write has been started it will automatically time itself to completion.

**PAGE WRITE:** The page write operation of the DPE512S8N allows 1 to 128 bytes of data to be loaded into the device and then simultaneously written during the internal programming period. After the first byte of data has been loaded into the device, successive bytes may be loaded in the same manner. Each new byte to be written must have its high to low transition on  $\overline{\text{WE}}$  (or  $\overline{\text{CE}}$ ) within 150 $\mu$ s of the low to high

transition of  $\overline{WE}$  (or  $\overline{CE}$ ) of the preceding byte. If a high to low transition is not detected within 150 $\mu$ s of the last low to high transition, the load period will end and the internal programming period will start. A7 to A18 specify the page address. The page address must be valid during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ). A0 to A6 are used to specify which byte within the page are to be written. The bytes may loaded in any order and may be changed within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.


DATA POLLING: Write cycles typically are completed in less time than the maximum write cycle time of 10ms. To determine when the write is completed, a method called DATA Polling is utilized. If a read is performed on the address of the last byte written to the DPE512S8N while a write cycle is in progress, the one's compliment of the most significant bit (I/O7) will appear on the output. When the write is completed, a read from the last address written will return valid data. A DATA Polling may begin at any time during the Write Cycle.



## NOTES:

6

- 1. All voltages are with respect to  $V_{SS}$ .
- 2. Stresses greater than those under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 3. This parameter is guaranteed and not 100% tested.
- 4. Address hold time is with respect to the falling edge of the control signal  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$ .
- 5.  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  are noise protected. Less than a 15ns write pulse will not activate a write cycle.



Dense-Pac Microsystems, Inc.
7321 Lincoln Way ◆ Garden Grove, California 92841-1428

(714) 898-0007 ◆ (800) 642-4477 (Outside CA) ◆ FAX: (714) 897-1772 ◆ http://www.dense-pac.com

30A046-00 REV. C