March 1997

DS3893A BTL TURBOTRANSCEIVER™

General Description

The TURBOTRANSCEIVER is designed for use in very high speed bus systems. The bus terminal characteristics of the TURBOTRANSCEIVER are referred to as "Backplane Transceiver Logic" (BTL). BTL is a new logic signaling standard that has been developed to enhance the performance of backplane buses. BTL compatible transceivers feature low output capacitance drivers to minimize bus loading, a 1V nominal signal swing for reduced power consumption and receivers with precision thresholds for maximum noise immunity. This new standard eliminates the settling time delays, that severely limit the TTL bus performance, to provide significantly higher bus transfer rates.

The TURBOTRANSCEIVER is compatible with the requirements of the proposed IEEE 896 Futurebus draft standard. It is similar to the DS3896/97 BTL TRAPEZOIDALT Transceivers but the trapezoidal feature has been removed to improve the propagation delay. A stripline backplane is therefore required to reduce the crosstalk induced by the faster rise and fall times. This device can drive a 10Ω load with a typical propagation delay of 3.5 ns for the driver and 5 ns for the receiver.


When multiple devices are used to drive a parallel bus, the driver enables can be tied together and used as a common control line to get on and off the bus. The driver enable delay is designed to be the same as the driver propagation delay in order to provide maximum speed in this configuration. The low input current on the enable pin eases the drive required for the common control line

The bus driver is an open collector NPN with a Schottky diode in series to isolate the transistor output capacitance from the bus when the driver is in the inactive state. The active output low voltage is typically 1V. The bus is intended to be operated with termination resistors (selected to match the bus impedance) to 2.1V at both ends. Each of the resistors can be as low as 20Ω .

Features

- Fast single ended transceiver (typical driver enable and receiver propagation delays are 3.5 ns and 5 ns)
- Backplane Transceiver Logic (BTL) levels (1V logic swing)
- Less than 5 pF bus-port capacitance
- \blacksquare Drives densely loaded backplanes with equivalent load impedances down to 10Ω
- 4 transceivers in 20 pin PCC package
- Specially designed for stripline backplanes
- Separate bus ground returns for each driver to minimize ground noise
- High impedance, MOS and TTL compatible inputs
- TRI-STATE™ control for receiver outputs
- Built-in bandgap reference provides accurate receiver threshold
- Glitch free power up/down protection on all outputs
- Oxide isolated bipolar technology

Connection and Logic Diagram



Order Number DS3893AV See NS Package Number V20A

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

TRAPEZOIDAL™ and TURBOTRANSCEIVER™ are trademarks of National Semiconductor Corp.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage 6.5V Control Input Voltage 5.5V Driver Input and Receiver Output 5.5V Driver Output Receiver Input Clamp ±15 mA

-65°C to +150°C Storage Temperature Range Lead Temperature (Soldering, 3 sec.)

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage, V _{CC}	4.5	5.5	V
Bus Termination Voltage (V _T)	2.0	2.2	V
Operating Free Air Temperature	0	70	°C

260°C

Electrical Characteristics (Notes 2, 3, 4)

 $T_A = 0 \text{ to } +70^{\circ}\text{C}, \ V_{CC} = 5\text{V } \pm 10\%$

Power Dissipation at 70°C

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DRIVER	AND CONTROL INPUT: (DE, RE, Dr	n)				
V _{IH}	Input High Voltage		2.0			V
V_{IL}	Input Low Voltage				0.8	V
I _I	Input Leakage Current	DE = RE = Dn = V _{CC}			100	μA
I _{IH}	Input High Current	$DE = \overline{RE} = Dn = 2.5V$			20	μA
I _{IL}	Dn Input Low Current	$Dn = 0.5V$, $DE = V_{CC} = Max$			-200	μA
	DE Input Low Current	DE = 0.5V, Dn = V_{CC} = Max			-500	μA
	RE Input Low Current	RE = 0.5V, V _{CC} = Max			-100	μΑ
V _{CL}	Input Diode Clamp Voltage	I _{clamp} = -12 mA			-1.2	V
DRIVER	OUTPUT/RECEIVER INPUT: (Bn)					
V _{OLB}	Output Low Bus Voltage	Dn = DE = V _{IH} (Figure 2)	0.75	1.0	1.2	V
		$R_T = 10\Omega, V_T = 2.2V$				
		Dn = DE = V _{IH} (Figure 2)	0.75	1.0	1.1	V
		$R_T = 18.5\Omega, V_T = 2.14$				
I _{ILB}	Output Bus Current (Power On)	Dn = DE = 0.8V, V _{CC} = Max	-250		100	μA
		Bn = 0.75V				
I _{IHB}	Output Bus Current (Power Off)	Dn = DE = 0.8V, V _{CC} = 0V			100	μΑ
		Bn = 1.2V				
V _{OCB} Driver	Driver Output Positive Clamp	V _{CC} = Max or 0V, Bn = 1 mA			2.9	V
		V _{CC} = Max or 0V, Bn = 10 mA			3.2	V
V _{OHB}	Output High Bus Voltage	V _{CC} = Max, Dn = 0.8V (Figure 2)	1.90			V
		$V_T = 2.0V, R_T = 10\Omega$				
V_{TH}	Receiver Input Threshold		1.47	1.55	1.62	V
RECEIVE	R OUTPUT: (Rn)					
V _{OH}	Voltage Output High	Bn = 1.2V, $I_{oh} = -3 \text{ mA}, \overline{RE} = 0.8V$	2.5V			V
V _{OL}	Voltage Output Low	Bn = 2V, I _{ol} = 6 mA, RE = 0.8V		0.35	0.5	V
l _{oz}	TRI-STATE Leakage	V _o = 2.5V, RE = 2V			20	μΑ
		V _o = 0.5V, RE = 2V			-20	μΑ
Ios	Output Short Circuit Current	Bn = 1.2V, V _o = 0V	-80	-120	-200	mA
	(Note 5)	\overline{RE} = 0.8V, V_{CC} = Max				
I _{CC}	Supply Current	$Dn = DE = \overline{RE} = V_{IH}, V_{CC} = Max$		70	95	mA

900 mW

Note 1: "Absolute maximum ratings" are those beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3: All typicals are given for V_{CC} = 5V and T_A = 25°C.

Note 4: Unused inputs should not be left floating. Tie unused inputs to either V_{CC} or GND thru a resistor.

Note 5: Only one output at a time should be shorted.

Switching Characteristics $T_A = 0 \text{ to } +70^{\circ}\text{C}, V_{CC} = 5\text{V } \pm 10\%$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DRIVER:	(Figure 3 and Figure 6)					
t _{PHL}	Driver Input to Output	$V_T = 2V R_T = 10\Omega, C_L = 30 pF, DE = 3V$	1	3.5	7	ns
t _{PLH}	Driver Input to Output	$V_T = 2V, R_T = 10\Omega, C_L = 30 \text{ pF, DE} = 3V$	1	3.5	7	ns
t _r	Output Rise time	$V_T = 2V, R_T = 10\Omega, C_L = 30 pF, DE = 3V$	1	2	5	ns
t _f	Output Fall Time	$V_T = 2V, R_T = 10\Omega, C_L = 30 \text{ pF, DE} = 3V$	1	2	5	ns
t _{skew}	Skew Between Drivers	(Note 6)		1		ns
	in Same Package					
DRIVER	ENABLE: (Figure 3 and Figure 6	5)				
t _{PHL}	Enable Delay	$V_T = 2V, R_T = 10\Omega, C_L = 30 pF, Dn = 3V$	1	3.5	7	ns
t _{PLH}	Disable Delay	$V_T = 2V, R_T = 10\Omega, C_L = 30 pF, Dn = 3V$	1	3.5	7	ns
RECEIVE	R: (Figure 4 and Figure 7)			•		•
t _{PHL}	Receiver Input to Output	$C_L = 50 \text{ pF}, \overline{RE} = DE = 0.3 \text{V}, S3 \text{ Closed}$	2	5	8	ns
t _{PLH}	Receiver Input to Output	C _L = 50 pF, RE = DE = 0.3V, S3 Open	2	5	8	ns
t _{skew}	Skew Between Receivers	(Note 6)		1		ns
	in Same Package					
RECEIVE	R ENABLE: (Figure 5 and Figure	re 8)				
t _{ZL}	Receiver Enable to	$C_L = 50 \text{ pF}, R_L = 500, DE = 0.3V$	2	6	12	ns
	Output Low	S2 Open Bn = 2V				
t _{ZH}	Receiver Enable to	$C_L = 50 \text{ pF}, R_L = 500, DE = 0.3V$	2	5	12	ns
	Output High	S1 OpenBn = 1V				
t_{LZ}	Receiver Disable	$C_L = 50 \text{ pF}, R_L = 500, DE = 0.3V$	1	5	8	ns
	From Output Low	S2 OpenBn = 2V				
t _{HZ}	Receiver Disable	$C_L = 50 \text{ pF}, R_L = 500, DE = 0.3V$	1	4	8	ns
	From Output High	S1 OpenBn = 1V				

Note 6: t_D and t_R skew is an absolute value, defined as differences seen in propagation delays between each of the drivers or receivers in the same package of the same delay, V_{CC}, temperature and load conditions.





FIGURE 1. Equivalent Bus Output



Note: n = 1, 2, 3, 4

FIGURE 2. Driver Output Voltage

AC Test Circuits




FIGURE 3.

www.national.com

AC Test Circuits (Continued)





FIGURE 4.




Note:

Unless Otherwise Specified The Switches are Closed

FIGURE 5.

Switching Time Waveforms



 $t_R = t_F \le 4$ ns FROM 10% TO 90%

DS008698-6

FIGURE 6. Driver Propagation Delay





FIGURE 7. Receiver Propagation Delay


Switching Time Waveforms (Continued)



Note: $t_R = t_F \le 4$ ns From 10% to 90%

FIGURE 8. Receiver Enable and Disable Times

Typical Application



Application Information

Due to the high current and very high speed capability of the TURBOTRANSCEIVER's driver output stage, circuit board layout and bus grounding are critical factors that affect the system performance.

Each of the TURBOTRANSCEIVER's bus ground pins should be connected to the nearest backplane ground pin with the shortest possible path. The ground pins on the connector should be distributed evenly through its length.

Although the bandgap reference receiver threshold provides sufficient DC noise margin (Figure 9), ground noise and ringing on the data paths could easily exceed this margin if the series inductance of the traces and connectors are not kept to a minimum. The bandgap ground pin should be returned to the connector through a separate trace that does not carry transient switching currents. The transceivers should be mounted as close as possible to the connector. It should be noted that even one inch of trace can add a significant amount of ringing to the bus signal.




FIGURE 9. Noise Margin





FIGURE 10.

Physical Dimensions inches (millimeters) unless otherwise noted



Order Number DS3893AV NS Package Number V20A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor
Corporation

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507