

DM54L72 AND-Gated Master-Slave J-K Flip-Flop with Preset, Clear and Complementary Outputs


General Description

This device contains a positive pulse triggered master-slave J-K flip-flop with complementary outputs. Multiple J and K inputs are ANDed together to produce the internal J and K function for the flip-flop. The J and K data is processed by the flip-flop after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the AND gates is transferred to the master. While the clock is high the AND gate

inputs are disabled. On the negative transition of the clock the data from the master is transferred to the slave. The logic state of the J and K inputs must not be allowed to change while the clock is in the high state. Data is transferred to the outputs on the falling edge of the clock pulse. A low logic level on the preset or clear inputs sets or resets the outputs regardless of the logic levels of the other inputs.

Connection Diagram





Order Number DM54L72J or DM54L72W See NS Package Number J14A or W14B

Function Table

Inputs						Outputs	
PR	CLR	CLK	J (Note 1)	K (Note 1)	Q	Q	
L	Н	Х	Х	Х	Н	L	
Н	L	Х	X	Χ	L	Н	
L	L	Х	X	Χ	H*	H*	
Н	Н	л	L	L	Q _o	\overline{Q}_{o}	
Н	Н	л	Н	L	Н	L	
Н	Н	Л	L	Н	L	Н	
Н	Н	Л	Н	Н	Toggle		

Note 1: J = (J1)(J2)(J3), K = (K1)(K2)(K3)

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

□ — Positive pulse. The J and K inputs must be held constant while the clock is high. Data is transferred to the outputs on the falling edge of the clock nulse.

 $\mathbf{Q}_{\mathbf{O}}$. The output logic level before the indicated input conditions were established.

* = This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to their inactive (high) level.

Toggle = Each output changes to the complement of its previous level on each complete high level clock pulse.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 Supply Voltage
 8V

 Input Voltage
 5.5V

 Operating Free Air Temperature Range
 -55°C to +125°C

 Storage Temperature Range
 -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guarateed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54L72			Units
Symbol	raiametei	Min	Nom	Max	Oilles	
V_{CC}	Supply Voltage		4.5	5	5.5	V
V_{IH}	High Level Input Voltage		2			V
V_{IL}	Low Level Input Voltage	Clock			0.6	V
		Others			0.7	
Гон	High Level Output Current				-0.2	mA
l _{OL}	Low Level Output Current				2	mA
f _{CLK}	Clock Frequency (Note 2)		0		6	MHz
t _W	Pulse Width (Note 2)	Clock High	100			
		Clock Low	100			ns
		Preset Low	100			113
		Clear Low	100			
t _{SU}	Input Setup Time (Notes 1 & 2)		0↑			ns
t _H	Input Hold Time (Notes 1 & 2)		0 \			ns
T _A	Free Air Operating Temperature		-55		125	°C

Note 1: The symbols (\uparrow , \downarrow) indicate the edge of the clock pulse used for reference: \uparrow for rising edge, \downarrow for falling edge. Note 2: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Symbol	Parameter	Parameter Conditions		Min	Typ (Note 1)	Max	Units
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	' '		3.3		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$			0.15	0.3	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max$ $V_{I} = 5.5V$	J, K			100	- μA
			Clear			200	
			Preset			200	
			Clock			200	
I _{IH}	High Level Input Current	$V_{CC} = Max$ $V_{I} = 2.4V$	J, K			10	- - μΑ
			Clear			20	
			Preset			20	
			Clock			-200	
I _{IL}	Low Level Input	$V_{CC} = Max$ $V_I = 0.3V$	J, K			-0.18	mA
	Current		Clear			-0.36	
			Preset			-0.36	
			Clock			-0.36	
los	Short Circuit Output Current	V _{CC} = Max		-3		-15	mA
Icc	Supply Current	V _{CC} = Max (Note 2)			0.76	1.44	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement the clock input is grounded.


$\textbf{Switching Characteristics} \text{ at } V_{CC} = 5V \text{ and } T_A = 25^{\circ}C \text{ (See Section 1 for Test Waveforms and Output Load)}$

	Parameter	From (Input) To (Output)	$R_L = 4 k\Omega$		
Symbol			Min	Max	Units
f_{MAX}	Maximum Clock Frequency		6		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Preset to Q		75	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Preset to $\overline{\mathbb{Q}}$		150	ns
t _{PLH}	Propagation Delay Level Output Low to High Level Output	Clear to Q		75	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		150	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or Q	10	75	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q	10	150	ns

Physical Dimensions inches (millimeters) (19 939) MAX 14 13 12 11 10 9 8 (0.635) RAD 0.220-0.310 (5.588-7.874) 1 2 3 4 5 6 7 0.290-0.320 6 200 (0.127) MIN (7.366-8.128) 0.060 ±0.005 (5.080) (1.524 ±0.127) MAX 0.180

0.020-0.060 (0.508-1.524) 95° ±5 86°94° TY . 10° MAX 0.008_0.012 0.310-0.410 0.098 (7.874-10.41) (0.457 ±0.076) (3.175-5.080) (2.489) MAX BOTH ENDS 0.100 +0.010 0.150 (3.81)

14-Lead Ceramic Dual-In-Line Package (J) Order Number DM54L72J NS Package Number J14A



14-Lead Ceramic Flat Package (W) Order Number DM54L72W NS Package Number W14B

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tei: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 **National Semiconductor** Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408