



SLAS352B - DECEMBER 2001 - REVISED JUNE 2002

14-BIT, 400-MSPS DIGITAL-TO-ANALOG CONVERTER

FEATURES

- 400-MSPS Update Rate
- LVDS-Compatible Input Interface
- Spurious Free Dynamic Range (SFDR) to Nyquist
 - 69 dBc at 70-MHz IF, 400 MSPS
- W-CDMA Adjacent Channel Power Ratio ACPR
 - 73 dBc at 30.72-MHz IF, 122.88 MSPS
 - 71 dBc at 61.44-MHz IF, 245.76 MSPS
- Differential Scalable Current Outputs: 2 mA to 20 mA
- On-Chip 1.2-V Reference
- Single 3.3-V Supply Operation
- Power Dissipation: 820 at f_{clk} = 400 MSPS, f_{out} = 70 MHz
- Package: 48-Pin HTQFP PowerPad™,
 T_{JA} = 28.8°C/W

APPLICATIONS

- Cellular Base Transceiver Station Transmit Channel
 - CDMA: WCDMA, CDMA2000, IS-95
 - TDMA: GSM, IS-136, EDGE/GPRS
 - Supports Single-Carrier and Multicarrier Applications
- Test and Measurement: Arbitrary Waveform Generation
- Direct Digital Synthesis (DDS)
- Cable Modem Headend

DESCRIPTION

The DAC5675 is a 14-bit resolution high-speed digital-to-analog converter. The DAC5675 is designed for high-speed digital data transmission in wired and

wireless communication systems, high-frequency direct-digital synthesis (DDS), and waveform reconstruction in test and measurement applications. The DAC5675 has excellent spurious free dynamic range (SFDR) at high intermediate frequencies, which makes the DAC5675 well suited for multicarrier transmission in TDMA and CDMA based cellular base transceiver stations BTS.

The DAC5675 operates from a single-supply voltage of 3.3 V. Power dissipation is 820 mW at $f_{clk} = 400$ MSPS, $f_{out} = 70$ MHz. The DAC5675 provides a nominal full-scale differential current output of 20 mA, supporting both single-ended and differential applications. The output current can be directly fed to the load with no additional external output buffer required. The output is referred to the analog supply voltage AVDD.

The DAC5675 is manufactured on Texas Instruments advanced high-speed mixed-signal BiCMOS process.

The DAC5675 comprises a LVDS (low-voltage differential signaling) interface. LVDS features a low differential voltage swing with a low constant power consumption across frequency, allowing for high speed data transmission with low noise levels, i.e., low electromagnetic interference (EMI). LVDS is typically implemented in low-voltage digital CMOS processes, making it the ideal technology for high-speed interfacing between the DAC5675 and high-speed low-voltage CMOS ASICs or FPGAs. The DAC5675 current-source-array architecture supports update rates of up to 400 MSPS. On-chip edge-triggered input latches provide for minimum setup and hold times thereby relaxing interface timing.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.




DESCRIPTION (continued)

The DAC5675 has been specifically designed for a differential transformer coupled output with a $50-\Omega$ doubly terminated load. With the 20-mA full-scale output current, both a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (-2 dBm) is supported. The last configuration is preferred for optimum performance at high output frequencies and update rates. The output voltage compliance ranges from 2.15 V to AVDD + 0.03 V.

An accurate on-chip 1.2-V temperature compensated bandgap reference and control amplifier allows the user to adjust this output current from 20 mA down to 2 mA. This provides 20-dB gain range control capabilities. Alternatively, an external reference voltage may be applied. The DAC5675 features a SLEEP mode, which reduces the standby power to approximately 150 mW.

The DAC5675 is available in a 48-pin HTQPP thermally enhanced PowerPad package. This package increases thermal efficiency in a standard size IC package. The device is characterized for operation over the industrial temperature range of -40°C to 85°C.




AVAILABLE OPTIONS

T .	PACKAGED DEVICE
TA	48-HTQFP PowerPAD PLASTIC QUAD FLATPACK
4000 1- 0500	DAC5675IPHP
-40°C to 85°C	DAC5675IPHPR



functional block diagram



Terminal Functions

TERMINAL NAME NO.					
		1/0	DESCRIPTION		
AGND	19, 41, 46, 47	I	Analog negative supply voltage (ground)		
AVDD	20, 42, 45, 48	- 1	Analog positive supply voltage		
BIASJ	39	0	Full-scale output current bias		
CLK	22	- 1	External clock input		
CLKC	21	I	Complementary external clock input		
D[130]A	1, 3, 5, 7, 9, 11, 13, 23, 25, 27, 29, 31, 33, 35	I	LVDS positive input, data bits 0 through 13 D13A is most significant data bit (MSB) D0A is least significant data bit (MSB)		
D[130]B	2, 4, 6, 8, 10, 12, 14, 24, 26, 28, 30, 32, 34, 36	I	LVDS negative input, data bits 0 through 13 D13B is most significant data bit (MSB) D0B is least significant data bit (MSB)		
DGND	16, 18	I	Digital negative supply voltage (ground)		
DLLOFF	38	I	High DLL off / Low = DLL on		
DVDD	15, 17	- 1	Digital positive supply voltage		
EXTIO	40	I/O	Internal reference output or external reference input. Requires a 0.1 - μF decoupling capacitor to AGND when used as reference output.		
IOUT1	43	0	DAC current output. Full scale when all input bits are set 1. Connect reference side of DAC load resistors to AVDD		
IOUT2	44	0	DAC complementary current output. Full scale when all input bits are 0. Connect reference side of DAC load resistors to AVDD		
SLEEP	37	- 1	Asynchronous hardware power down input. Active high. Internally pulldown		



detailed description

Figure 1 shows a simplified block diagram of the current steering DAC5675. The DAC5675 consists of a segmented array of non-transistor current sources, capable of delivering a full-scale output current up to 20 mA. Differential current switches direct the current of each current source to either one of the complementary output nodes IOUT1 or IOUT2. The complementary current output thus enables differential operation, canceling out common mode noise sources (digital feed-through, on-chip and PCB noise), dc offsets, even order distortion components, thereby doubling signal output power.

The full-scale output current is set using an external resistor (R_{BIAS}) in combination with an on-chip bandgap voltage reference source (1.2 V) and control amplifier. The current (I_{BIAS}) through resistor R_{BIAS} is mirrored internally to provide a full-scale output current equal to 16 times I_{BIAS} . The full-scale current is adjustable from 20 mA down to 2 mA by using the appropriate bias resistor value.




Figure 1. Application Schematic

detailed description (continued)

digital inputs

The DAC5675 comprises a low voltage differential signaling (LVDS) bus input interface. The LVDS features a low differential voltage swing with low constant power consumption (\sim 4 mA per complementary data input) across frequency. The differential characteristic of LVDS allows for high-speed data transmission with low electromagnetic interference (EMI) levels. The LVDS input minimum and maximum input threshold table lists the LVDS input levels. Figure 2 shows the equivalent complementary digital input interface for the DAC5675, valid for pins D[13..0]A and D[13..0]B. Note that the LVDS interface features internal 110- Ω resistors for proper termination. Figure 3 shows the LVDS input timing measurement circuit and waveforms. A common mode level of 1.2 V and a differential input swing of 0.8 V is applied to the inputs.




Figure 2. LVDS Digital Equivalent Input




Figure 3. LVDS Timing Test Circuit and Input Test Levels



digital inputs (continued)

Figure 4 shows a schematic of the equivalent CMOS/TTL-compatible digital inputs of the DAC5675, valid for pins SLEEP and DLLOFF.




Figure 4. CMOS/TTL Digital Equivalent Input

clock input and timing

The DAC5675 comprises a delay locked loop DLL for internal clock alignment. Enabling the DLL is controlled by pin DLLOFF. The DLL should be enabled for update rates in excess of 100 MSPS. The DLL works only to maximize setup and hold times of the digital input and does not affect the analog output of the DAC. Figure 5 shows the clock and data input timing diagram. The DAC5675 features a differential clock input. Internal edge-triggered flip-flops latch the input word on the rising edge of the positive clock input CLK (falling edge of the negative/complementary clock input CLKC). The DAC core is updated with the data word on the following rising edge of the positive clock input CLK (falling edge of CLKC). This results in a conversion latency of one clock cycle. The DAC5675 provides for minimum setup and hold times (>0.25 ns), allowing for noncritical external interface timing. The clock duty cycle can be chosen arbitrarily under the timing constraints listed in the *electrical characteristics* section. However, a 50% duty cycle gives the optimum dynamic performance.

The DAC5675 clock input can be driven by a differential sine wave. The ac coupling, in combination with internal biasing ensures that the sine wave input is centered at the optimum common-mode voltage that is required for the internal clock buffer. The DAC5675 clock input can also be driven single-ended, this is shown in Figure 6. The best SFDR performance is typically achieved by driving the inputs differentially.



clock input and timing (continued)





Figure 5. Timing Diagram






Figure 6. Clock Equivalent Input



clock input and timing (continued)

Figure 7 shows the equivalent schematic of the differential clock input buffer. The input nodes are internally self-biased enabling ac coupling of the clock inputs. Figure 8 shows the preferred configuration for driving the DAC5675.




Figure 7. Driving the DAC5675 With a Single-Ended TTL/CMOS Clock Source




Figure 8. Driving the DAC5675 With a Differential ECL/PECL Clock Source




Figure 9. Driving the DAC5675 With a Single-Ended ECL/PECL Clock Source



detailed description (continued)

supply inputs

The DAC5675 comprises separate analog and digital supplies, i.e., AV_{DD} and DV_{DD} respectively. These supply inputs can be set independently from 3.6 V down to 3.15 V.

DAC transfer function

The DAC5675 delivers complementary output currents IOUT1 and IOUT2. The DAC supports straight binary coding, with D13 being the MSB and D0 the LSB (For ease of notation we denote D13..D10 as the logical bit equivalent of the complementary LVDS inputs D[13..0]A and D[13..0]B). Output current IOUT1 equals the approximate full-scale output current when all input bits are set high, i.e., the binary input word has the decimal representation 16383. Full-scale output current flows through terminal IOUT2 when all input bits are set low (mode 0, straight binary input). The relation between IOUT1 and IOUT2 can thus be expressed as:

$$IOUT1 = IO_{(FS)} - IOUT2$$

where IO_(FS) is the full-scale output current. The output currents can be expressed as:

IOUT1 =
$$\frac{I_{O(FS)} \times CODE}{16384}$$

$$IOUT2 = \frac{I_{O(FS)} \times (16383-CODE)}{16384}$$

where CODE is the decimal representation of the DAC data input word. Output currents IOUT1 and IOUT2 drive resistor loads R_L or a transformer with equivalent input load resistance R_L . This would translate into single-ended voltages VOUT1 and VOUT2 at terminal IOUT1 and IOUT2, respectively, of:

$$\begin{aligned} \text{VOUT1} &= \text{IOUT1} \times \text{R}_{\text{L}} = \frac{\text{CODE}}{16384 \times \text{I}_{\text{O(FS)}} \times \text{R}_{\text{L}}} \\ \text{VOUT2} &= \text{IOUT2} \times \text{R}_{\text{L}} = \frac{(16383 \text{-CODE})}{16384 \times \text{I}_{\text{O(FS)}} \times \text{R}_{\text{L}}} \end{aligned}$$

The differential output voltage VOUT(DIFF) can thus be expressed as:

$$VOUT_{(DIFF)} = VOUT1 - VOUT2 = \frac{(2CODE - 16383)}{16384 \times I_{O(FS)} \times R_{L}}$$

The latter equation shows that applying the differential output results in doubling of the signal power delivered to the load. Since the output currents IOUT1 and IOUT2 are complementary, they become additive when processed differentially. Note that care should be taken not to exceed the compliance voltages at node IOUT1 and IOUT2, which leads to increased signal distortion.



detailed description (continued)

reference operation

The DAC5675 comprises a bandgap reference and control amplifier for biasing the full-scale output current. The full-scale output current is set by applying an external resistor R_{BIAS} . The bias current I_{BIAS} through resistor R_{BIAS} is defined by the on-chip bandgap reference voltage and control amplifier. The full-scale output current equals 16 times this bias current. The full-scale output current $IO_{(FS)}$ is thus expressed as:

$$I_{O(FS)} = 16 \times I_{BIAS} = \frac{16 \times V_{EXTIO}}{R_{BIAS}}$$

where V_{EXTIO} is the voltage at terminal EXTIO. The bandgap reference voltage delivers an accurate voltage of 1.2 V. This reference can be override by applying a external voltage to terminal EXTIO. The bandgap reference can additionally be used for external reference operation. In that case, an external buffer with high impedance input should be applied in order to limit the bandgap load current to a maximum of 100 nA. The capacitor C_{EXT} may be omitted. Terminal EXTIO serves as either a input or output node. The full-scale output current is adjustable from 20 mA down to 2 mA by varying resistor R_{BIAS} .

analog current outputs

Figure 10 shows a simplified schematic of the current source array output with corresponding switches. Differential non switches direct the current of each individual PMOS current source to either the positive output node IOUT1 or its complementary negative output node IOUT2. The output impedance is determined by the stack of the current sources and differential switches, and is >300 k Ω in parallel with an output capacitance of 5 pF.

The external output resistors are referred to the positive supply AVDD.




Figure 10. Equivalent Analog Current Output

analog current outputs (continued)

The DAC5675 can easily be configured to drive a doubly terminated $50-\Omega$ cable using a properly selected transformer. Figure 11 and Figure 12 show the 1:1 and 4:1 impedance ratio configuration. These configurations provide maximum rejection of common-mode noise sources and even order distortion components, thereby doubling the DAC's power to the output. The center tap on the primary side of the transformer is terminated to AVDD, enabling a dc current flow for both IOUT1 and IOUT2. Note that the ac performance of the DAC5675 is optimum and specified using a 1:1 differential transformer coupled output.




Figure 11. Driving a Doubly Terminated 50-Ω Cable Using a 1:1 Impedance Ratio Transformer




Figure 12. Driving a Doubly Terminated 50- Ω Cable Using a 4:1 Impedance Ratio Transformer



(b) Buffered Single-Ended Output Configuration

analog current outputs (continued)

Figure 13(a) shows the typical differential output configuration with two external matched resistor loads. The nominal resistor load of 25 Ω gives a differential output swing of 1 V_{PP} (0.5-V_{PP} single-ended) when applying a 20-mA full-scale output current. The output impedance of the DAC5675 slightly depends on the output voltage at nodes IOUT1 and IOUT2. Consequently, for optimum dc-integral nonlinearity, the configuration of Figure 13(b) should be chosen. In this current/voltage (I-V) configuration, terminal IOUT1 is kept at AVDD by the inverting operational amplifier. The complementary output should be connected to AVDD to provide a dc-current path for the current sources switched to IOUT1. The amplifier's maximum output swing and the DACs full-scale output current determine the value of the feedback resistor (R_{FB}). The capacitor (C_{FB}) filters the steep edges of the DAC5675 current output, thereby reducing the operational amplifier's slew-rate requirements. In this configuration, the op amp should operate at a supply voltage higher than the resistors output reference voltage AVDD due to its positive and negative output swing around AVDD. Node IOUT1 should be selected if a single-ended unipolar output is desired.




Figure 13. Output Configurations

sleep mode

(a) Unbuffered Differential and Single-Ended Resistor and Buffered

The DAC5675 features a power-down mode that turns off the output current and reduces the supply current to approximately 45 mA. The power-down mode is activated by applying a logic level 1 to the SLEEP pin (e.g., by connecting the SLEEP pin to the AVDD pin). The SLEEP pin must be connected. Power-up and power-down activation times depend on the value of the external capacitor at node SLEEP. For a nominal capacitor value of 0.1- μ F, powerdown takes less than 5 μ s and approximately 3 ms to power back up.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range:	AV _{DD} [‡]	
	DV _{DD} §	
	AV _{DD} to DV _{DD}	
Voltage between AGNI	D and DGND	
	D[130]B§	
EXTIO, BIASJ‡		0.3 V to AVDD + 0.3 V
Peak input current (any	/ input)	20 mA
Peak total input current	t (all inputs)	–30 mA
Operating free-air temp	perature range, T _A (DAC5675I)	–40°C to 85°C
Storage temperature ra	ange	
Lead temperature 1,6 r	mm (1/16 inch) from the case for 10 seconds.	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	TYP	MAX	UNIT
<u> </u>	DLL disabled, DLLOFF = 1			100	MSPS
Output update rate	DLL enabled, DLLOFF = 0	100		400	
Analog supply voltage, AV _{DD}	•	3.15	3.3	3.6	V
Digital supply voltage, DV _{DD}		3.15	3.3	3.6	V
Input reference voltage, V(EXTIO)		0.6	1.2	1.25	V
Full-scale output current, IO(FS)		2		20	mA
Output compliance range	AVDD = 3.15 to 3.45 V, $I_{O(FS)} = 20$ mA	AV _{DD} -1		AV _{DD} +0.3	V
Clock differential Input voltage, CLK	C-CLKC	0.4		0.8	V
Clock pulse width high, t _{W(H)}			1.25		ns
Clock pulse width low, t _{W(L)}		1.25		ns	
Clock duty cycle		40%		60%	
Operating free-air temperature, TA		-40		85	°C



[‡] Measured with respect to AGND

[§] Measured with respect to DGND

electrical characteristics over recommended operating free-air temperature range, $AV_{DD} = 3.3 \text{ V}$, $DV_{DD} = 3.3 \text{ V}$, $I_{O(FS)} = 20 \text{ mA}$ (unless otherwise noted)

dc specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Resolution			14			Bit	
DC Accura	cy (see Note 1)		•				
INL	Integral nonlinearity		-4	±2	4		
DNL	Differential nonlinearity	T _{MIN} to T _{MAX}	-2	±1.5	2	LSB	
Monotonici	ty		Monoto	nic 12-b	level		
Analog Out	put						
	Offset error			0.02		%FSR	
		Without internal reference	-10		10		
	Gain error	With internal reference	-10		10	%FSR	
	Output resistance			300		kΩ	
	Output capacitance			5		pF	
Reference	Output		-				
V(EXTIO)	Reference voltage		1.17	1.23	1.29	V	
	Reference output current (see Note 2)			100		nA	
Reference I	nput						
	Input resistance			1		ΜΩ	
	Small signal bandwidth			1.4		MHz	
	Input capacitance			100		pF	
Temperatur	re Coefficients						
	Offset drift			0		ppm of FSR/°C	
		Without internal reference		±50		nom of	
	Gain drift	With internal reference		±100		ppm of FSR/°C	
ΔV(EXTIO)	Reference voltage drift			±50		ppm/°C	
Power Sup	ply		•				
I _(AVDD)	Analog supply current (see Note 3)			175		mA	
I(DVDD)	Digital supply current (see Note 3)			100		mA	
I(AVDD)	Sleep mode supply current	Sleep mode		45		mA	
PD	Power dissipation (see Note 4)	AV _{DD} = 3.3 V, DV _{DD} = 3.3 V		820	900	mW	
APSRR			-0.5		0.5	%FSm	
DPSSR	Analog and digital power supply rejection ratio	AV _{DD} = 3.15 V to 3.45 V	-0.5		0.5	WR/V	

NOTES: 1. Measured differential at IOUT1 and IOUT2. 2.5 Ω to AVDD



^{2.} Use an external buffer amplifier with high impedance input to drive any external load.

^{3.} Measured at f_{CLK} = 400 MSPS and f_{OUT} = 70 MHz 4. Measured for 50- Ω R_L at IOUT1 and IOUT2, f_{CLK} = 400 MSPS and f_{OUT} = 70 MHz.

electrical characteristics over recommended operating free-air temperature range, AV $_{DD}$ = 3.3 V, DV $_{DD}$ = 3.3 V, I $_{O(FS)}$ = 20 mA, differential transformer coupled output, 50- Ω doubly terminated load (unless otherwise noted)

ac specifications

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT				
Analog Ou	tput							
ts(DAC)	Output settling time to 0.1%	Mid-scale transition (code 8191–8192)	5	ns				
t _{pd}	Output propagation delay		1	ns				
tr(IOUT)	Output rise time 10% to 90%		2	ns				
t _f (IOUT)	Output fall time 90% to 10%		2	ns				
,	Output noise	IOUT _{FS} = 20 mA	55	pA/√ Hz				
		IOUTFS = 2 mA	30	pA/√ Hz				
AC Linear	ty							
		$f_{CLK} = 100 \text{ MSPS}, f_{OUT} = 20 \text{ MHz}, T_A = 25^{\circ}\text{C}$	72					
		f _{CLK} = 160 MSPS, f _{OUT} = 41 MHz, T _A = 25°C	67	1				
TUD	Total because in distinction	$f_{CLK} = 200 \text{ MSPS}, f_{OUT} = 70 \text{ MHz}, T_A = 25^{\circ}\text{C}$	63					
THD	Total harmonic distortion	f _{CLK} = 400 MSPS, f _{OUT} = 20 MHz, T _{MIN} to T _{MAX}	72	dBc				
		f _{CLK} = 400 MSPS, f _{OUT} = 70 MHz, T _A = 25°C	64					
		$f_{CLK} = 400 \text{ MSPS}, f_{OUT} = 140 \text{ MHz}, T_A = 25^{\circ}\text{C}$	58					
		$f_{CLK} = 100 \text{ MSPS}, f_{OUT} = 20 \text{ MHz}, T_A = 25^{\circ}\text{C}$	77					
	Spurious free dynamic range to Nyquist	f _{CLK} = 160 MSPS, f _{OUT} = 41 MHz, T _A = 25°C	70					
0500		f _{CLK} = 200 MSPS, f _{OUT} = 70 MHz, T _A = 25°C	70	dBc				
SFDR		f _{CLK} = 400 MSPS, f _{OUT} = 20 MHz, T _{MIN} to T _{MAX}	73					
		f _{CLK} = 400 MSPS, f _{OUT} = 70 MHz, T _A = 25°C	69					
		f _{CLK} = 400 MSPS, f _{OUT} = 140 MHz, T _A = 25°C	58					
		f_{CLK} = 100 MSPS, f_{OUT} = 20 MHz, T_A = 25°C	88					
		f _{CLK} = 160 MSPS, f _{OUT} = 41 MHz, T _A = 25°C	83	1				
	Spurious free dynamic range within a window, 5-MHz span	f _{CLK} = 200 MSPS, f _{OUT} = 70 MHz, T _A = 25°C	80	l				
SFDR		f _{CLK} = 400 MSPS, f _{OUT} = 20 MHz, T _{MIN} to T _{MAX}	88	dBc				
		f _{CLK} = 400 MSPS, f _{OUT} = 70 MHz, T _A = 25°C	80					
		f _{CLK} = 400 MSPS, f _{OUT} = 140 MHz, T _A = 25°C	73					
	Adjacent channel power ratio WCDMA with 3.84 MHz BW, 5-MHz channel spacing [†]	f_{CLK} = 122.88 MSPS, IF = 30.72 MHz, T_A = 25°C (See Figure 14)	73	dB				
ACPR		f _{CLK} = 245.76 MSPS, IF = 61.44 MHz, T _A = 25°C 71 (See Figure 15)						
		f _{CLK} = 399.32 MSPS, IF = 153.36 MHz,T _A = 25°C (See Figure 17)	68	dB				
	Two-tone intermodulation to	f_{CLK} = 400 MSPS, f_{OUT1} = 70 MHz, f_{OUT2} = 71 MHz, T_A = 25°C	67					
	Nyquist (each tone at –6 dBFS)	$f_{CLK} = 400 \text{ MSPS}, \ f_{OUT1} = 140 \text{ MHz}, \\ f_{OUT2} = 141 \text{ MHz}, \ T_A = 25^{\circ}\text{C}$	63	dBc				
IMD	Four-tone intermodulation, 15-MHz	f _{CLK} = 156 MSPS, f _{OUT} = 15.6, 15.8, 16.2, 16.4 MHz	72	dD.				
	span, missing center tone (each tone at –16 dBFS)	f _{CLK} = 400 MSPS, f _{OUT} = 68.1, 69.3, 71.2, 72 MHz	74	dBc				

[†] Spectrum analyzer (ACPR) performance taken into account for the calculation of the DAC5675 ACPR performance.



electrical characteristics over recommended operating free-air temperature range, AV_{DD} = 3.3 V, DV_{DD} = 3.3 V (unless otherwise noted)

digital specifications

PARAM	ETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
LVDS In	nterface: nodes D[130]A, D[130]B	•	•		•		
V _{ITH+}	Positive-going differential input voltage threshold	See LVDS min/max threshold		100			
VITH-	Negative-going differential input voltage threshold	out voltage threshold voltages table		-100		mV	
Z _T	Internal termination impedance		90		132	Ω	
CI	Input capacitance			2		pF	
CMOS i	nterface: node SLEEP	•					
٧ _{IH}	High-level input voltage		2	3.3		V	
V _{IL}	Low-level input voltage			0	8.0	V	
lιΗ	High-level input current		-10		10	μΑ	
Ι _Ι L	Low-level input current		-10		10	μΑ	
	Input capacitance			2		pF	
Clock in	nterface: node CLK, CLKC	•					
	Input resistance	Node CLK, CLKC		670		Ω	
	Input capacitance	Node CLK, CLKC		2		pF	
	Input resistance	Differential		1.3		kΩ	
	Input capacitance	Differential		1		pF	
Timing							
t _{su}	Input setup time			1.5		ns	
t _h	Input hold time			0.25		ns	
t _{LPH}	Input latch pulse high time			2		ns	
tDD	Digital delay time			1		clk	


electrical characteristics over recommended operating free-air temperature range, AV $_{DD}$ = 3.3 V, DV $_{DD}$ = 3.3 V, I $_{O(FS)}$ = 20 mA (unless otherwise noted)

LVDS input minimum and maximum input threshold and logical bit equivalent

	LIED AGES	RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON-MODE INPUT VOLTAGE	LOGICAL BIT BINARY EQUIVALENT	COMMENT
V _A [V]	V _B [V]	V _{A,B} [mV]	VCOM [V]		
1.25	1.15	200	1.2	1	
1.15	1.25	-200	1.2	0	
2.4	2.3	200	2.35	1	Operation with minimum differential voltage (±200 mV) applied to the complementary inputs versus common
2.3	2.4	-200	2.35	0	mode range
0.1	0	200	0.05	1	Ű
0	0.1	-200	0.05	0	
1.5	0.9	600	1.2	1	
0.9	1.5	-600	1.2	0	
2.4	1.8	600	2.1	1	Operation with maximum differential voltage (±600 mV)
1.8	2.4	-600	2.1	0	applied to the complementary inputs versus common mode range
0.6	0	600	0.3	1	
0	0.6	-600	0.3	0	

Specifications subject to change










f - Frequency - MHz


Figure 16

f – Frequency – MHz Figure 17









INTEGRAL NONLINEARITY vs INPUT CODE




Figure 22

DIFFERENTIAL NONLINEARITY







Figure 23

SPURIOUS-FREE DYNAMIC RANGE **OUTPUT FREQUENCY** 82 $V_{CC} = 3.3 V$ SFDR – Spurious-Free Dynamic Range – dBc f_S = 200 MSPS 80 0 dBfs IOUTfS = 20 mA 78 76 74 -3 dBfs 72 -6 dBfs 70 68 66 64 62 5 10 15 20 25 30 35 40 45 50 55 60 65 70 f_O - Output Frequency - MHz Figure 24










Figure 28

DEFINITIONS

definitions of specifications and terminology

Gain error is defined as the percentage error in the ratio between the measured full-scale output current and the value of $16 \times V_{(EXTIO)}/R_{BIAS}$. A $V_{(EXTIO)}$ of $1.25 \, \text{V}$ is used to measure the gain error with external reference voltage applied. With internal reference, this error includes the deviation of $V_{(EXTIO)}$ (internal bandgap reference voltage) from the typical value of $1.25 \, \text{V}$.

Offset error is defined as the percentage error in the ratio of the differential output current (IOUT1–IOUT2) and the half of the full-scale output current for input code 8192.

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the fundamental output signal.

SNR is the ratio of the rms value of the fundamental output signal to the rms sum of all other spectral components below the Nyquist frequency, including noise, but excluding the first six harmonics and dc.

SINAD is the ratio of the rms value of the fundamental output signal to the rms sum of all other spectral components below the Nyquist frequency, including noise and harmonics, but excluding dc.

ACPR or adjacent channel power ratio is defined for a 3.84 Mcps 3GPP W–CDMA input signal measured in a 3.9-MHz bandwidth at a 5-MHz offset from the carrier with a 12-dB peak-to-average ratio.

APSSR or analog power supply ratio is the percentage variation of full-scale output current versus a 5% variation of the analog power supply AVDD from the nominal. This is a dc measurement.

DPSSR or digital power supply ratio is the percentage variation of full-scale output current versus a 5% variation of the digital power supply DVDD from the nominal. This is a dc measurement.



DAC5675 evaluation board


An EVM (evaluation module) board for the DAC5675 digital-to-analog converter is available for evaluation. This board allows the user the flexibility to operate the DAC5675 in various configurations. The digital inputs are designed to be driven either directly from various pattern generators and or from LVDS bus drivers.



MECHANICAL DATA

PHP (S-PQFP-G48)

PowerPAD™ PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion.
 - D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
 - E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments Incorporated.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated