

October 1988 Revised May 2000

DM93S62 9-Input Parity Checker/Generator


General Description

The DM93S62 is a very high speed 9-input parity checker/ generator for use in error detection and error correction applications. The DM93S62 provides odd and even parity for up to nine data bits. The even parity output (PE) is HIGH if an even number of inputs are HIGH and \overline{E} is LOW. The odd parity output (PO) will be HIGH if an odd number of inputs are HIGH and \overline{E} is LOW. A HIGH level on the Enable (\overline{E}) input forces both outputs LOW.


Ordering Code:

Order Number	Package Number	Package Description
DM93S62N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Logic Symbol



Connection Diagram



Pin Descriptions

GND = Pin 7

Pin Name	Description		
10–18	Data Inputs		
Ē	Output Enable (Active LOW)		
PO	Odd Parity Output		
PE	Even Parity Output		

Truth Table

 $\overline{E} = LOW$

Number of Inputs	Outputs			
I0-I8 that are HIGH	PO	PE		
1, 3, 5, 7, 9	Н	L		
0, 2, 4, 6, 8	L	Н		

H = HIGH Voltage Level L = LOW Voltage Level

Functional Description

The DM93S62 is a very high speed 9-input parity checker or generator. It is intended primarily for error detection in systems which transmit data in 8-bit bytes, but it can be expanded to any number of data inputs. Both even and odd parity outputs are available to allow maximum flexibility for both parity generation and parity checking. When the device is enabled ($\overline{\rm E}={\rm LOW}$), the Even Parity output (PE) is HIGH when an even number of inputs is HIGH, and the Odd Parity output (PO) is HIGH when an odd number of inputs is HIGH. The active LOW Enable ($\overline{\rm E}$) controls the state of both outputs; when the Enable ($\overline{\rm E}$) is HIGH, both outputs will be LOW. The Enable may be used to strobe the outputs at very high speeds to synchronize or inhibit the parity data.


The DM93S62 has been designed with two sections using Exclusive-NOR comparison techniques. Eight data inputs


I0–I7 represent one section which will generate a parity bit in 16 ns to 20 ns. The ninth input (I8) bypasses three levels of logic and switches the outputs in 6.0 ns to 9.0 ns. This feature may be used to compensate for delayed arrival of the parity bit, allowing faster system cycle times (Figure 1). The fast I8 input is also useful when more than nine bits are to be checked. The output of one DM93S62 drives the I8 input of a second DM93S62, providing a 17-bit parity check in 29 ns (typ).

When some inputs of the DM93S62 are not used, such as for words of less than nine bits or when using parallel expansion techniques, there is an optimum delay scheme for termination of the unused inputs (see Table 1). In essence, if one of the inputs of any Exclusive-NOR stays HIGH, the delay from the other input to the output is minimized.

TABLE 1. Termination Recommendations for Less than Nine Bits

Number of	10	l1	12	13	14	15	16	17	18
Data Inputs									
3	D0	L	D1	L	D2	L	L	L	L
4	D0	L	D1	L	D2	L	D3	L	L
5	D0	L	D1	L	D2	L	D3	L	D4
6	D0	D1	D2	D3	D4	L	D5	L	L
7	D0	D1	D2	D3	D4	L	D5	L	D6
8	D0	D1	D2	D3	D4	D5	D6	D7	L





Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range 0° C to +70°C Storage Temperature Range -65° C to +150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
Гон	HIGH Level Output Current			-1	mA
I _{OL}	LOW Level Output Current			20	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.2	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$	2.7	3.4		V
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.35	0.5	V
I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			50	μΑ
I _{IL}	LOW Level Input Current	V _{CC} = Max, V _I = 0.5V, I0–I8			-1.6	mA
		$V_{CC} = Max, V_I = 0.5V, \overline{E} Only$			-3.2	IIIA
Ios	Short Circuit Output Current	V _{CC} = Max (Note 3)	-40		-100	mA
I _{CC}	Supply Current	V _{CC} = Max			65	mA


Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

 $V_{CC} = +5.0V, \, T_A = +25^{\circ}C$

Symbol	Parameter	C _L = 15 pF		Units	
Cyllibol	1 diameter		Max	- Cinto	
t _{PLH}	Propagation Delay		26	ns	
t _{PHL}	10–17 to PE		22	115	
t _{PLH}	Propagation Delay		12	ns	
t _{PHL}	18 to PE		9.0	115	
t _{PLH}	Propagation Delay		26	20	
t _{PHL}	10–17 to PO		26	ns	
t _{PLH}	Propagation Delay		13	ns	
t _{PHL}	18 to PO		13	115	
t _{PLH}	Propagation Delay		7.0	20	
t _{PHL}	E to PE		7.0	ns	
t _{PLH}	Propagation Delay		7.0	no	
t _{PHL}	E to PO		7.0	ns	



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com