

DS90CR286A/DS90CR216A +3.3V Rising Edge Data Strobe LVDS Receiver 28-Bit Channel Link—66 MHz, +3.3V Rising Edge Strobe LVDS Receiver 21-Bit Channel Link—66 MHz

General Description

The DS90CR286A receiver converts the four LVDS data streams (Up to 1.848 Gbps throughput or 231 Megabytes/sec bandwidth) back into parallel 28 bits of CMOS/TTL data. Also available is the DS90CR216A that converts the three LVDS data streams (Up to 1.386 Gbps throughput or 173 Megabytes/sec bandwidth) back into parallel 21 bits of CMOS/TTL data. Both Receivers' outputs are Rising edge strobe.

Both devices are offered in TSSOP packages. In addition the DS90CR286A is also offered in a space saving 64 ball, 0.8mm fine pitch ball grid array (FBGA) which provides a 44% reduction in PCB footprint compared to the 56L TSSOP package.


The DS90CR286A / DS90CR216A devices are enhanced over prior generation receivers and provided a wider data valid time on the receiver output.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.


Features

- 20 to 66 MHz shift clock support
- 50% duty cycle on receiver output clock
- Best-in-Class Set & Hold Times on RxOUTPUTs
- Rx power consumption <270 mW (typ) @66MHz Worst Case
- Rx Power-down mode <200µW (max)</p>
- ESD rating >7 kV (HBM), >700V (EIAJ)
- PLL requires no external components
- Compatible with TIA/EIA-644 LVDS standard
- Low profile 56-lead or 48-lead TSSOP package
- DS90CR286A is also offered in a space saving 64 ball FBGA package
- Operating Temperature: -40°C to +85°C

Block Diagrams



Order Number DS90CR286AMTD or DS90CR286ASLC See NS Package Number MTD56 or SLC64A



Order Number DS90CR216AMTD See NS Package Number MTD48

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC}) -0.3V to +4V CMOS/TTL Output Voltage -0.3V to (V_{CC} + 0.3V) LVDS Receiver Input Voltage -0.3V to (V_{CC} + 0.3V) Junction Temperature $+150^{\circ}\text{C}$ Storage Temperature -65°C to $+150^{\circ}\text{C}$

Lead Temperature
(Soldering, 4 sec) +260°C

Solder Reflow Temperature

(20 sec for FBGA) +220°C

Maximum Package Power Dissipation Capacity @ 25°C

MTD56 (TSSOP) Package:

DS90CR286AMTD 1.61 W

MTD48 (TSSOP) Package:

DS90CR216AMTD 1.89 W

SLC64A Package: DS90CR286ASLC

Package Derating:

2.0W

ESD Rating

(HBM, 1.5 kΩ, 100 pF) > 7 kV (EIAJ, 0Ω, 200 pF) > 700V

Recommended Operating Conditions

	Min	Nom	Max	Units	
Supply Voltage (V _{CC})	3.0	3.3	3.6	V	
Operating Free Air					
Temperature (T _A)	-40	+25	+85	°C	
Receiver Input Range	0		2.4	V	
Supply Noise Voltage (V _{CC})			100	mV_PP	

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Condition	ıs	Min	Тур	Max	Units
CMOS/T	L DC SPECIFICATIONS (For PowerDo	wn Pin)					
V _{IH}	High Level Input Voltage			2.0		V _{CC}	V
V _{IL}	Low Level Input Voltage			GND		0.8	V
V _{CL}	Input Clamp Voltage	I _{CL} = -18 mA			-0.79	-1.5	V
I _{IN}	Input Current	$V_{IN} = 0.4V$, 2.5V or V_{CC}			+1.8	+10	μA
		V _{IN} = GND		-10	0		μΑ
CMOS/T	L DC SPECIFICATIONS			•			
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$		2.7	3.3		V
V _{OL}	Low Level Output Voltage	I _{OL} = 2 mA			0.06	0.3	V
I _{os}	Output Short Circuit Current	V _{OUT} = 0V			-60	-120	mA
LVDS RE	CEIVER DC SPECIFICATIONS						
V_{TH}	Differential Input High Threshold	V _{CM} = +1.2V				+100	mV
V_{TL}	Differential Input Low Threshold			-100			mV
I _{IN}	Input Current	$V_{IN} = +2.4V, V_{CC} = 3.6V$ $V_{IN} = 0V, V_{CC} = 3.6V$				±10	μA
						±10	μA
RECEIVE	R SUPPLY CURRENT			•			
ICCRW	Receiver Supply Current Worst Case	C _L = 8 pF, Worst Case Pattern,	f = 33 MHz		49	65	mA
		DS90CR286A (Figures	f = 37.5 MHz		53	70	mA
		1, 2), T _A =-10°C to +70°C	f = 66 MHz		81	105	mA
ICCRW	Receiver Supply Current Worst Case	C _L = 8 pF, Worst Case Pattern, DS90CR286A (Figures	f = 40 MHz		53	70	mA
		1, 2), T _A =-40°C to +85°C	f = 66 MHz		81	105	mA
ICCRW	Receiver Supply Current Worst Case	C _L = 8 pF, Worst Case Pattern,	f = 33 MHz		49	55	mA
		DS90CR216A (Figures	f = 37.5 MHz		53	60	mA
		1, 2), T _A =-10°C to +70°C	f = 66 MHz		78	90	mA

Electrical Characteristics (Continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Condition	Min	Тур	Max	Units				
RECEIVER SUPPLY CURRENT										
ICCRW	Receiver Supply Current Worst Case	C _L = 8 pF, Worst Case Pattern, DS90CR216A (Figures	f = 40 MHz		53	60	mA			
		1, 2), T _A =-40°C to +85°C	f = 66 MHz		78	90	mA			
ICCRZ	Receiver Supply Current	Power Down = Low			10	55	μA			
	Power Down	Receiver Outputs Stay L	ow during							
		Power Down Mode								

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Receiver Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units	
CLHT	CMOS/TTL Low-to-High Transition Time (Figure 2)		2	5	ns	
CHLT	CMOS/TTL High-to-Low Transition Time (Figure 2)			1.8	5	ns
RSPos0	Receiver Input Strobe Position for Bit 0 (Figure 9, Figure 10)	f = 40 MHz	1.0	1.4	2.15	ns
RSPos1	Receiver Input Strobe Position for Bit 1	7	4.5	5.0	5.8	ns
RSPos2	Receiver Input Strobe Position for Bit 2	7	8.1	8.5	9.15	ns
RSPos3	Receiver Input Strobe Position for Bit 3	7	11.6	11.9	12.6	ns
RSPos4	Receiver Input Strobe Position for Bit 4	7	15.1	15.6	16.3	ns
RSPos5	Receiver Input Strobe Position for Bit 5	7	18.8	19.2	19.9	ns
RSPos6	Receiver Input Strobe Position for Bit 6	7	22.5	22.9	23.6	ns
RSPos0	Receiver Input Strobe Position for Bit 0 (Figure 9, Figure 10)	f = 66 MHz	0.7	1.1	1.4	ns
RSPos1	Receiver Input Strobe Position for Bit 1		2.9	3.3	3.6	ns
RSPos2	Receiver Input Strobe Position for Bit 2		5.1	5.5	5.8	ns
RSPos3	Receiver Input Strobe Position for Bit 3		7.3	7.7	8.0	ns
RSPos4	Receiver Input Strobe Position for Bit 4	7	9.5	9.9	10.2	ns
RSPos5	Receiver Input Strobe Position for Bit 5		11.7	12.1	12.4	ns
RSPos6	Receiver Input Strobe Position for Bit 6		13.9	14.3	14.6	ns
RSKM	RxIN Skew Margin (Note 4) (Figure 11)	f = 40 MHz	490			ps
		f = 66 MHz	400			ps
RCOP	RxCLK OUT Period (Figure 3)		15	Т	50	ns
RCOH	RxCLK OUT High Time (Figure 3)	f = 40 MHz	10.0	12.2		ns
RCOL	RxCLK OUT Low Time (Figure 3)		10.0	11.0		ns
RSRC	RxOUT Setup to RxCLK OUT (Figure 3)		6.5	11.6		ns
RHRC	RxOUT Hold to RxCLK OUT (Figure 3)		6.0	11.6		ns
RCOH	RxCLK OUT High Time (Figure 3)	f = 66 MHz	5.0	7.6		ns
RCOL	RxCLK OUT Low Time (Figure 3)		5.0	6.3		ns
RSRC	RxOUT Setup to RxCLK OUT (Figure 3)		4.5	7.3		ns
RHRC	RxOUT Hold to RxCLK OUT (Figure 3)		4.0	6.3		ns
RCCD	RxCLK IN to RxCLK OUT Delay 25°C, V _{CC} = 3.3V (N	Note 5)(Figure 4)	3.5	5.0	7.5	ns
RPLLS	Receiver Phase Lock Loop Set (Figure 5)				10	ms
RPDD	Receiver Power Down Delay (Figure 8)				1	μs

Note 2: Typical values are given for V_{CC} = 3.3V and T_A = +25C.

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V_{OD} and ΔV_{OD}).

Receiver Switching Characteristics (Continued)

Note 4: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the transmitter pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window - RSPos). This margin allows for LVDS interconnect skew, inter-symbol interference (both dependent on type/length of cable), and clock jitter (less than 250 ps).

Note 5: Total latency for the channel link chipset is a function of clock period and gate delays through the transmitter (TCCD) and receiver (RCCD). The total latency for the 215/285 transmitter and 216A/286A receiver is: (T + TCCD) + (2*T + RCCD), where T = Clock period.

AC Timing Diagrams




FIGURE 1. "Worst Case" Test Pattern




FIGURE 2. DS90CR286A/DS90CR216A (Receiver) CMOS/TTL Output Load and Transition Times




FIGURE 3. DS90CR286A/DS90CR216A (Receiver) Setup/Hold and High/Low Times




FIGURE 4. DS90CR286A/DS90CR216A (Receiver) Clock In to Clock Out Delay

AC Timing Diagrams (Continued)




FIGURE 5. DS90CR286A/DS90CR216A (Receiver) Phase Lock Loop Set Time




FIGURE 6. 28 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90CR286A





FIGURE 7. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90CR216A

5







FIGURE 10. DS90CR216A (Receiver) LVDS Input Strobe Position

AC Timing Diagrams (Continued)



C—Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and max Tppos—Transmitter output pulse position (min and max)

RSKM = Cable Skew (type, length) + Source Clock Jitter (cycle to cycle) (Note 6) + ISI (Inter-symbol interference) (Note 7) Cable Skew — typically 10 ps-40 ps per foot, media dependent

Note 6: Cycle-to-cycle jitter is less than TBD ps at 66 MHz.

Note 7: ISI is dependent on interconnect length; may be zero.

FIGURE 11. Receiver LVDS Input Skew Margin

DS90CR286A Pin Description — MTD56 Package — 28-Bit Channel Link Receiver

Pin Name	I/O	No.	Description		
RxIN+	I	4	Positive LVDS differential data inputs.		
RxIN-	I	4	Negative LVDS differential data inputs.		
RxOUT	0	28	TTL level data outputs.		
RxCLK IN+	I	1	Positive LVDS differential clock input.		
RxCLK IN-	I	1	Negative LVDS differential clock input.		
RxCLK OUT	0	1	TTL level clock output. The rising edge acts as data strobe.		
PWR DOWN	I	1	TTL level input. When asserted (low input) the receiver outputs are low.		
V _{cc}	I	4	Power supply pins for TTL outputs.		
GND	I	5	Ground pins for TTL outputs.		
PLL V _{CC}	I	1	Power supply for PLL.		
PLL GND	I	2	Ground pin for PLL.		
LVDS V _{CC}	I	1	Power supply pin for LVDS inputs.		
LVDS GND	I	3	Ground pins for LVDS inputs.		

DS90CR216A Pin Description — MTD48 Package — 21-Bit Channel Link Receiver

Pin Name	I/O	No.	Description		
RxIN+	I	3	Positive LVDS differential data inputs. (Note 8)		
RxIN-	I	3	Negative LVDS differential data inputs. (Note 8)		
RxOUT	0	21	TTL level data outputs.		
RxCLK IN+	I	1	Positive LVDS differential clock input.		
RxCLK IN-	I	1	Negative LVDS differential clock input.		
RxCLK OUT	0	1	TTL level clock output. The rising edge acts as data strobe.		
PWR DOWN	I	1	TTL level input. When asserted (low input) the receiver outputs are low.		
V _{cc}	I	4	Power supply pins for TTL outputs.		
GND	I	5	Ground pins for TTL outputs.		
PLL V _{CC}	I	1	Power supply for PLL.		
PLL GND	I	2	Ground pin for PLL.		
LVDS V cc	I	1	Power supply pin for LVDS inputs.		
LVDS GND	I	3	Ground pins for LVDS inputs.		

Note 8: These receivers have input failsafe bias circuitry to guarantee a stable receiver output for floating or terminated receiver inputs. Under these conditions receiver inputs will be in a HIGH state. If a clock signal is present, outputs will all be HIGH; if the clock input is also floating/terminated outputs will remain in the last valid state. A floating/terminated clock input will result in a LOW clock output.

DS90CR286ASLC Pin Summary — 64 ball FBGA Package — 28-Bit Channel Link Receiver

Pin Name	I/O	No.	Description
RxIN+	I	4	Positive LVDS differential data inputs.
RxIN-	I	4	Negative LVDS differential data inputs.
RxOUT	0	28	TTL level data outputs. This includes: 8 Red, 8 Green, 8 Blue, and 4 control lines—FPLINE, FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data Enable).
RxCLK IN+	I	1	Positive LVDS differential clock input.
RxCLK IN-	I	1	Negative LVDS differential clock input.
RxCLK OUT	0	1	TTL level clock output. The rising edge acts as data strobe.
PWR DOWN	- 1	1	TTL level input. When asserted (low input) the receiver outputs are low.
V _{cc}	1	4	Power supply pins for TTL outputs.
GND	I	5	Ground pins for TTL outputs.

DS90CR286ASLC Pin Summary — 64 ball FBGA Package — 28-Bit Channel Link Receiver (Continued)

Pin Name	I/O	No.	Description		
PLL V _{CC}	ı	1	Power supply for PLL.		
PLL GND	ı	2	Ground pin for PLL.		
LVDS V _{CC}	I	1	Power supply pin for LVDS inputs.		
LVDS GND	I	3	Ground pins for LVDS inputs.		
NC		6	Pins not connected.		

DS90CR286ASLC Pin Description — 64 ball FBGA Package — 28-Bit Channel Link Receiver

	By Pin		By Pin Type		
Pin	Pin Name	Туре	Pin	Pin Name	Туре
A1	RxOUT17	0	A4	GND	G
A2	VCC	Р	B1	GND	G
A3	RxOUT15	0	B6	GND	G
A4	GND	G	D8	GND	G
A5	RxOUT12	0	E3	GND	G
A6	RxOUT8	0	E5	LVDS GND	G
A7	RxOUT7	0	G3	LVDS GND	G
A8	RxOUT6	0	G7	LVDS GND	G
B1	GND	G	H5	LVDS GND	G
B2	NC		F6	PLL GND	G
B3	RxOUT16	0	G8	PLL GND	G
B4	RxOUT11	0	E6	PWR DWN	I
B5	VCC	Р	H6	RxCLKIN-	I
B6	GND	G	H7	RxCLKIN+	I
B7	RxOUT5	0	H2	RxIN0-	I
B8	RxOUT3	0	H3	RxIN0+	I
C1	RxOUT21	0	F4	RxIN1-	I
C2	NC		G4	RxIN1+	I
C3	RxOUT18	0	G5	RxIN2-	I
C4	RxOUT14	0	F5	RxIN2+	I
C5	RxOUT9	0	G6	RxIN3-	I
C6	RxOUT4	0	H8	RxIN3+	I
C7	NC		E7	RxCLKOUT	0
C8	RxOUT1	0	E8	RxOUT0	0
D1	VCC	Р	C8	RxOUT1	0
D2	RxOUT20	0	D5	RxOUT10	0
D3	RxOUT19	0	B4	RxOUT11	0
D4	RxOUT13	0	A5	RxOUT12	0
D5	RxOUT10	0	D4	RxOUT13	0
D6	VCC	Р	C4	RxOUT14	0
D7	RxOUT2	0	A3	RxOUT15	0
D8	GND	G	В3	RxOUT16	0
E1	RxOUT22	0	A1	RxOUT17	0
E2	RxOUT24	0	C3	RxOUT18	0
E3	GND	G	D3	RxOUT19	0
E4	LVDS VCC	Р	D7	RxOUT2	0
E5	LVDS GND	G	D2	RxOUT20	0
			!	1	<u> </u>

DS90CR286ASLC Pin Description — 64 ball FBGA Package — 28-Bit Channel Link Receiver (Continued)

	By Pin		By Pin Type				
E6	PWR DWN	I	C1	RxOUT21	0		
E7	RxCLKOUT	0	E1	RxOUT22	0		
E8	RxOUT0	0	F1	RxOUT23	0		
F1	RxOUT23	0	E2	RxOUT24	0		
F2	RxOUT26	0	G1	RxOUT25	0		
F3	NC		F2	RxOUT26	0		
F4	RxIN1-	I	H1	RxOUT27	0		
F5	RxIN2+	I	B8	RxOUT3	0		
F6	PLL GND	G	C6	RxOUT4	0		
F7	PLL VCC	Р	B7	RxOUT5	0		
F8	NC		A8	RxOUT6	0		
G1	RxOUT25	0	A7	RxOUT7	0		
G2	NC		A6	RxOUT8	0		
G3	LVDS GND	G	C5	RxOUT9	0		
G4	RxIN1+	I	E4	LVDS VCC	Р		
G5	RxIN2-	I	H4	LVDS VCC	Р		
G6	RxIN3-	1	F7	PLL VCC	Р		
G7	LVDS GND	G	A2	VCC	Р		
G8	PLL GND	G	B5	VCC	Р		
H1	RxOUT27	0	D1	VCC	Р		
H2	RxIN0-	I	D6	VCC	Р		
H3	RxIN0+	I	B2	NC			
H4	LVDS VCC	Р	C2	NC			
H5	LVDS GND	G	C7	NC			
H6	RxCLKIN-	I	F3	NC			
H7	RxCLKIN+	I	F8	NC			
H8	RxIN3+	I	G2	NC			

G: Ground

I : Input O: Output

P: Power NC: Not connectted

Pin Diagram for TSSOP Packages


DS90CR286AMTD 56 V_{CC} 55 RxOUT21 RxOUT22 RxOUT23 -\$\frac{54}{54} RXOUT20\$ \$\frac{52}{52} RXOUT19\$ \$\frac{51}{50} RXOUT18\$ \$\frac{49}{48} RXOUT17\$ \$\frac{46}{47} RXOUT15\$ \$\frac{46}{47} RXOUT14\$ \$\frac{45}{44} RXOUT14\$ \$\frac{43}{42} RXOUT14\$ \$\frac{43}{42} RXOUT110\$ \$\frac{43}{39} RXOUT10\$ \$\frac{43}{39} RXOUT10\$ \$\frac{35}{34} RXOUT10\$ \$\frac{35}{34} RXOUT5\$ \$\frac{35}{34} RXOUT5\$ \$\frac{35}{34} RXOUT5\$ \$\frac{35}{32} RXOUT4\$ \$\frac{35}{32} RXOUT4\$ \$\frac{35}{32} RXOUT4\$ \$\frac{35}{32} RXOUT5\$ \$\frac{35}{32} RXOUT4\$ \$\frac{35}{32} RXOUT4\$ \$\frac{35}{32} RXOUT2\$ \$\frac{29}{29} RXOUT1\$ RxOUT24 GND -5 RxOUT25 RxOUT26 RxOUT27 -8 LVDS GND -RxIN0-RxIN0 - 10 RxIN0 + 11 RxIN1-RXIN 1 - 12 RXIN 1 + 13 LVDS V_{CC} LVDS GND RxIN2 - 15 RXIN2-16 RXIN2+ 17 RxCLKIN-RXCLKIN- 18 RXCLKIN+ 19 RxIN3-RxIN3 - 20 RxIN3 + 21 LVDS GND 22 PLL GND PLL V_{CC} 23 PLL GND - 23 PLL GND PLL GND PLL GND PWR DWN 26 PROULT PRO RxOUT0 GND

DS100873-23


DS90CR216AMTD 48 V_{CC} RxOUT16 RxOUT17 -RxOUT18 46 RxOUT15 45 RxOUT14 GND RxOUT19 44 GND 5 44 GND 43 RXOUT13 42 V_{CC} 41 RXOUT12 40 RXOUT11 39 RXOUT10 38 GND 37 RXOUT9 RxOUT20 -6 N/C· LVDS GND -8 RxINO-RxINO+ RxIN1- 10 RxIN1+ 36 V_{CC} 35 RXOUT9 36 V_{CC} 35 RXOUT8 34 RXOUT7 32 RXOUT6 31 RXOUT5 30 RXOUT5 29 RXOUT3 28 V_{CC} 27 RXOUT2 26 RXOUT2 26 RXOUT1 27 RXOUT1 12 LVDS V_{CC} 13 LVDS GND 14 RxIN2-RxIN2+ 15 16 RxCLK IN- 16 RxCLK IN+ 17 LVDS GND 18 PLL GND 20 PLL VCC 21 PWR DWN 22 PWR DWN 23 RXCLK OUT 24 RxOUT0


DS100873-13

Physical Dimensions inches (millimeters) unless otherwise noted



LAND PATTERN RECOMMENDATION





56-Lead Molded Thin Shrink Small Outline Package, JEDEC
Dimensions shown in millimeters only
Order Number DS90CR286AMTD
NS Package Number MTD56


-c-

0.5 TYP

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

0.17 - 0.27 TYP

⊕ 0.13 M A B S C S




48-Lead Molded Thin Shrink Small Outline Package, JEDEC Dimensions shown in millimeters only Order Number DS90CR216AMTD NS Package Number MTD48

0.10 ± 0.05 TYP

0.09-0.20 TYP

MTD48 (REV A)



64-Ball, 0.8mm Fine Pitch Ball Grid Array (FBGA) Package
Dimensions shown in millimeters only
Order Number DS90CR286ASLC
NS Package Number SLC64A

DS90CR286A/DS90CR216A +3.3V Rising Edge ink—66 MHz, +3.3V Rising Edge Data Strobe LVDS Receiver 21-Bit Channel Link—66 MHz Data Strobe LVDS Receiver 28-Bit Channel

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Notes

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation

Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466

Email: ap.support@nsc.com

National Semiconductor Tel: 81-3-5639-7560 Fax: 81-3-5639-7507