Preferred Devices

Bias Resistor Transistors

PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network

This new series of digital transistors is designed to replace a single device and its external resistor bias network. The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base–emitter resistor. The BRT eliminates these individual components by integrating them into a single device. The use of a BRT can reduce both system cost and board space. The device is housed in the SC–75/SOT–416 package which is designed for low power surface mount applications.

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- The SC-75/SOT-416 package can be soldered using wave or reflow. The modified gull-winged leads absorb thermal stress during soldering eliminating the possibility of damage to the die.
- Available in 8 mm, 7 inch/3000 Unit Tape & Reel

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)


Rating	Symbol	Value	Unit
Collector-Base Voltage	VCBO	50	Vdc
Collector-Emitter Voltage	VCEO	50	Vdc
Collector Current	IC	100	mAdc



ON Semiconductor™

http://onsemi.com

PNP SILICON BIAS RESISTOR TRANSISTORS





SC-75/SOT-416 CASE 463 STYLE 1

MARKING DIAGRAM



= Specific Device Code

= (See Marking Table on page 2)

M = Date Code

6x

Х

Preferred devices are recommended choices for future use and best overall value.

DEVICE MARKING AND RESISTOR VALUES

Device	Marking	R1 (K)	R2 (K)	Shipping
DTA114EET1	6A	10	10	3000/Tape & Reel
DTA124EET1	6B	22	22	
DTA144EET1	6C	47	47	
DTA114YET1	6D	10	47	
DTA114TET1	6E	10	∞	
DTA143TET1	6F	4.7	∞	
DTA123EET1	6H	2.2	2.2	
DTA143EET1	6J	4.7	4.7	
DTA143ZET1	6K	4.7	47	
DTA124XET1	6L	22	47	
DTA123JET1	6M	2.2	47	
DTA115EET1	6N	100	100	
DTA144WET1	6P	47	22	

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation, FR-4 Board (Note 1.) @ T _A = 25°C Derate above 25°C	PD	200 1.6	mW mW/°C
Thermal Resistance, Junction to Ambient (Note 1.)	$R_{ heta JA}$	600	°C/W
Total Device Dissipation, FR-4 Board (Note 2.) @ T _A = 25°C Derate above 25°C	P _D	300 2.4	mW mW/°C
Thermal Resistance, Junction to Ambient (Note 2.)	$R_{ heta JA}$	400	°C/W
Junction and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C

^{1.} FR-4 @ Minimum Pad 2. FR-4 @ 1.0 × 1.0 Inch Pad

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Collector–Base Cutoff Current (V _{CB} = 50 V, I _E = 0)		ICBO	-	-	100	nAdc
Collector–Emitter Cutoff Current (V _{CE} = 50 V, I _B = 0)		ICEO	-	-	500	nAdc
Emitter–Base Cutoff Current (VEB = 6.0 V, IC = 0)	DTA114EET1 DTA124EET1 DTA124EET1 DTA114YET1 DTA114YET1 DTA114TET1 DTA123EET1 DTA143EET1 DTA143ZET1 DTA143ZET1 DTA124XET1 DTA123JET1 DTA123JET1 DTA123JET1 DTA115EET1 DTA144WET1	^I EBO		- - - - - - - - -	0.5 0.2 0.1 0.2 0.9 1.9 2.3 1.5 0.18 0.13 0.2 0.05 0.13	mAdc
Collector–Base Breakdown Voltage (I _C = 10	μΑ, I _E = 0)	V(BR)CBO	50	_	-	Vdc
Collector–Emitter Breakdown Voltage (Note 3 (I _C = 2.0 mA, I _B = 0)	3.)	V(BR)CEO	50	_	-	Vdc
ON CHARACTERISTICS (Note 3.)					•	
DC Current Gain (V _{CE} = 10 V, I _C = 5.0 mA)	DTA114EET1 DTA124EET1 DTA144EET1 DTA114YET1 DTA114TET1 DTA143TET1 DTA123EET1 DTA143ZET1 DTA143ZET1 DTA143ZET1 DTA123ZET1 DTA123ZET1 DTA124XET1 DTA123JET1 DTA115EET1 DTA144WET1	hFE	35 60 80 80 160 160 8.0 15 80 80 80	60 100 140 140 250 250 15 27 140 130 140 150 140	- - - - - - - - -	
Collector–Emitter Saturation Voltage ($I_C = 10$ mA, $I_B = 5$ mA) DTA123EET1 ($I_C = 10$ mA, $I_B = 1$ mA) DTA114TET1/DT. DTA143ZET1/DTA124XET1/DTA	A143TET1/	VCE(sat)	1	-	0.25	Vdc
Output Voltage (on) $(V_{CC} = 5.0 \text{ V}, \text{ V}_{B} = 2.5 \text{ V}, \text{ R}_{L} = 1.0 \text{ k}\Omega)$ $(V_{CC} = 5.0 \text{ V}, \text{ V}_{B} = 3.5 \text{ V}, \text{ R}_{L} = 1.0 \text{ k}\Omega)$ $(V_{CC} = 5.0 \text{ V}, \text{ V}_{B} = 3.5 \text{ V}, \text{ R}_{L} = 1.0 \text{ k}\Omega)$ $(V_{CC} = 5.0 \text{ V}, \text{ V}_{B} = 5.5 \text{ V}, \text{ R}_{L} = 1.0 \text{ k}\Omega)$ $(V_{CC} = 5.0 \text{ V}, \text{ V}_{B} = 4.0 \text{ V}, \text{ R}_{L} = 1.0 \text{ k}\Omega)$	DTA114EET1 DTA124EET1 DTA114YET1 DTA114TET1 DTA143TET1 DTA123EET1 DTA143EET1 DTA143ZET1 DTA124XET1 DTA123JET1 DTA123JET1 DTA144EET1 DTA115EET1 DTA144WET1	VOL		- - - - - - - - -	0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2	Vdc
Output Voltage (off) (V _{CC} = 5.0 V, V _B = 0.5 V (V _{CC} = 5.0 V, V _B = 0.25 V, R _L = 1.0 kΩ)	DTA114TET1 DTA143TET1 DTA123EET1 DTA143EET1	VOH	4.9	-	-	Vdc

^{3.} Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted) (Continued)

	Characteristic	Symbol	Min	Тур	Max	Unit
Input Resistor	DTA114EET1	R1	7.0	10	13	kΩ
'	DTA124EET1		15.4	22	28.6	
	DTA144EET1		32.9	47	61.1	
	DTA114YET1		7.0	10	13	
	DTA114TET1		7.0	10	13	
	DTA143TET1		3.3	4.7	6.1	
	DTA123EET1		1.5	2.2	2.9	
	DTA143EET1		3.3	4.7	6.1	
	DTA143ZET1		3.3	4.7	6.1	
	DTA124XET1		15.4	22	28.6	
	DTA123JET1		1.54	2.2	2.86	
	DTA115EET1		70	100	130	
	DTA144WET1		32.9	47	61.1	
Resistor Ratio	DTA114EET1/DTA124EET1/DTA144EET1/	R ₁ /R ₂				
	DTA115EET1		0.8	1.0	1.2	
	DTA114YET1		0.17	0.21	0.25	
	DTA114TET1/DTA143TET1		_	_	_	
	DTA123EET1/DTA143EET1		0.8	1.0	1.2	
	DTA143ZET1		0.055	0.1	0.185	
	DTA124XET1		0.38	0.47	0.56	
	DTA123JET1		0.038	0.047	0.056	
	DTA144WET1		1.7	2.1	2.6	




Figure 1. Derating Curve




Figure 2. Normalized Thermal Response

TYPICAL ELECTRICAL CHARACTERISTICS – DTA114EET1




Figure 3. VCE(sat) versus IC




Figure 4. DC Current Gain




Figure 5. Output Capacitance




Figure 6. Output Current versus Input Voltage





Figure 7. Input Voltage versus Output Current


TYPICAL ELECTRICAL CHARACTERISTICS - DTA124EET1



1000 V_{CE} = 10 V V_{CE} = 10 V

Figure 8. VCE(sat) versus IC

Figure 9. DC Current Gain






Figure 10. Output Capacitance

Figure 11. Output Current versus Input Voltage





Figure 12. Input Voltage versus Output Current


TYPICAL ELECTRICAL CHARACTERISTICS - DTA144EET1



1000 T_C, COLLECTOR CURRENT (mA)

Figure 13. VCE(sat) versus IC

Figure 14. DC Current Gain






Figure 15. Output Capacitance

Figure 16. Output Current versus Input Voltage




Figure 17. Input Voltage versus Output Current

TYPICAL ELECTRICAL CHARACTERISTICS – DTA114YET1




Figure 18. VCE(sat) versus IC

Figure 19. DC Current Gain




Figure 20. Output Capacitance

Figure 21. Output Current versus Input Voltage




Figure 22. Input Voltage versus Output Current




Figure 23. Inexpensive, Unregulated Current Source

TYPICAL ELECTRICAL CHARACTERISTICS — DTA115EET1




Figure 24. Maximum Collector Voltage versus
Collector Current

Figure 25. DC Current Gain




Figure 26. Output Capacitance

Figure 27. Output Current versus Input Voltage




Figure 28. Input Voltage versus Output Current

TYPICAL ELECTRICAL CHARACTERISTICS — DTA144WET1




Figure 29. Maximum Collector Voltage versus Collector Current

Figure 30. DC Current Gain




Figure 31. Output Capacitance

Figure 32. Output Current versus Input Voltage





Figure 33. Input Voltage versus Output Current

INFORMATION FOR USING THE SOT-416 SURFACE MOUNT PACKAGE

MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



SOT-416/SC-90 POWER DISSIPATION

The power dissipation of the SOT–416/SC–90 is a function of the pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_{J(max)}$, the maximum rated junction temperature of the die, $R\theta_{JA}$, the thermal resistance from the device junction to ambient; and the operating temperature, T_A . Using the values provided on the data sheet, P_D can be calculated as follows.

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into

the equation for an ambient temperature T_A of 25°C, one can calculate the power dissipation of the device which in this case is 125 milliwatts.

$$P_D = \frac{150^{\circ}C - 25^{\circ}C}{833^{\circ}C/W} = 150 \text{ milliwatts}$$

The 833°C/W assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 150 milliwatts. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, a higher power dissipation can be achieved using the same footprint.

SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference should be a maximum of 10°C.

- The soldering temperature and time should not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient should be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes.
 Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling
- * Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. A solder stencil is required to screen the optimum amount of solder paste onto the footprint. The stencil is made of brass or stainless steel with a typical thickness of 0.008 inches.

The stencil opening size for the surface mounted package should be the same as the pad size on the printed circuit board, i.e., a 1:1 registration.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating "profile" for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 7 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.





Figure 34. Typical Solder Heating Profile


Notes



PACKAGE DIMENSIONS

SC-75/SOT-416 CASE 463-01 **ISSUE B**





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.

	MILLIMETERS		INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	0.70	0.80	0.028	0.031		
В	1.40	1.80	0.055	0.071		
С	0.60	0.90	0.024	0.035		
D	0.15	0.30	0.006	0.012		
G	1.00	BSC	0.039	BSC		
Н		0.10		0.004		
J	0.10	0.25	0.004	0.010		
K	1.45	1.75	0.057	0.069		
L	0.10	0.20	0.004	0.008		
S	0.50 BSC		0.020 BSC			

STYLE 1:
PIN 1. BASE
2. EMITTER
3. COLLECTOR

Thermal Clad is a trademark of the Bergquist Company.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

 $\textbf{ON Semiconductor Website}: \ \ \text{http://onsemi.com}$

For additional information, please contact your local

Sales Representative.