DSP56L812

Product Preview 16-BIT DIGITAL SIGNAL PROCESSOR

The DSP56L812 is a member of the DSP56800 core-based family of digital signal processors (DSPs). This general-purpose DSP combines processing power with configuration flexibility, making it an excellent cost-effective solution for signal processing and control functions. The DSP56800 core central processing unit consists of three execution units operating in parallel, allowing up to six operations during each instruction cycle. The MPU-style programming model and optimized instruction set allow straightforward generation of efficient, compact DSP and control code. The instruction set is also highly efficient for C compilers. The DSP56L812 supports program execution from internal or external memories. Two data operands can be accessed per instruction cycle from the on-chip data RAM. The rich set of programmable peripherals and ports provides support for interfacing multiple external devices such as codecs, microprocessors, or other DSPs. The DSP56L812 also provides 16 to 32 GPIO lines, depending on which optional peripherals are selected (see Figure 1), and two external dedicated interrupt lines. Because of its configuration flexibility, compact program code, and low cost, the DSP56800 core family is well-suited for cost-sensitive applications including digital wireless messaging, digital answering machines/feature phones, wireline and wireless modems, servo and AC motor control, and digital cameras.




Figure 1 DSP56L812 Block Diagram

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



DSP56L812 FEATURES

- Digital Signal Processing Core
 - Efficient 16-bit DSP56800 core
 - Up to 20 million instructions per second (MIPS) at 40 MHz
 - Single-cycle 16 x 16-bit parallel multiply-accumulator
 - Two 36-bit accumulators including extension bits
 - 16-bit bidirectional barrel shifter
 - Parallel instruction set with unique DSP addressing modes
 - Hardware DO and REP loops
 - DO loops nestable in software
 - Address buses:
 - One 16-bit internal memory address bus (XAB1)
 - One 16-bit internal memory address bus (XAB2)
 - One 19-bit internal program address bus (PAB)
 - One 16-bit external address bus
 - Data buses:
 - One 16-bit bidirectional internal memory data bus (CGDB)
 - One 16-bit unidirectional internal memory data bus (XDB2)
 - One 16-bit bidirectional dedicated peripheral data bus (PGDB)
 - One 16-bit bidirectional internal program data bus (PDB)
 - One 16-bit bidirectional external data bus (EDB)
 - Instruction set supports both DSP and controller functions
 - Controller style addressing modes and instructions for compact code
 - Efficient C compiler and structured programming support
 - Software subroutine and interrupt stack with unlimited depth
- Memory
 - On-chip Harvard architecture permits up to three simultaneous accesses to program and data memory
 - 22K x 16 program ROM
 - 2K x 16 X-data ROM and 2K x 16 X-data RAM
 - Programs can run out of X-data RAM

- Peripheral and Support Circuits
 - External memory interface (EMI)
 - Sixteen dedicated general purpose input/output (GPIO) pins (eight pins programmable as interrupts)
 - Serial peripheral interface (SPI) support: Two configurable 4-pin ports (SPI0 and SPI1) (or eight additional GPIO lines)
 - Supports LCD drivers, A/D subsystems, and MCU systems
 - Supports inter-processor communications in a multiple master system
 - Demand-driven master or slave devices with high data rates
 - Synchronous serial interface (SSI) support: One 6-pin port (or six additional GPIO lines)
 - Supports serial devices with one or more industry-standard codecs, other DSPs, microprocessors, and Motorola-SPI-compliant peripherals
 - Asynchronous or synchronous transmit and receive sections with separate or shared internal/external clocks and frame syncs
 - Network mode using frame sync and up to 32 time slots
 - 8-bit, 10-bit, 12-bit, and 16-bit data word lengths
 - Three programmable 16-bit timers (accessed using two I/O pins that can also be programmed as two additional GPIO lines)
 - Computer-operating properly (COP) and real-time interrupt (RTI) timers
 - Two external interrupt/mode control pins
 - One external reset pin for hardware reset
 - JTAG/On-Chip Emulation (OnCETM) 5-pin port for unobtrusive, processor speed-independent debugging
 - Software-programmable, phase-locked-loop-based (PLL) frequency synthesizer for the DSP core clock
- Energy Efficient Design
 - Power-saving wait and multiple stop modes available
 - Fully static, HCMOS design for 40 MHz to DC operating frequencies
 - 100-pin plastic Thin Quad Flat Pack (TQFP) surface-mount package
 - Pin-compatible with the DSP56L811
 - 2.7 V-3.6 V power supply

PRODUCT DOCUMENTATION

The three manuals listed in **Table 1** are required for a complete description of the DSP56L812 and are necessary to properly design with the part. Documentation is available from a local Motorola distributor, a Motorola semiconductor sales office, a Motorola Literature Distribution Center, or through the Motorola DSP home page on the Internet listed below (the source for the latest information).

 Table 1
 Additional Documentation

Document Name	Description	Order Number
DSP56800 Family Manual	Detailed description of the DSP56800-core family architecture and the 16-bit DSP core processor and instruction set	DSP56800 FM/AD
DSP56812 User's Manual	Detailed description of memory, peripherals, and interfaces	DSP56812UM/AD
DSP56L812 Data Sheet	Electrical and timing specifications, and pin and package descriptions	DSP56L812/D

OnCE, Motorola, and Mare registered trademarks of Motorola, Inc.



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typical", must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

How to reach us:

USA/Europe:

Motorola Literature Distribution P.O. Box 20912 Phoenix, Arizona 85036 1 (800) 441-2447

Hong Kong:

Motorola Semiconductors H.K. Ltd. 8B Tai Ping Industrial Park 51 Ting Kok Road Tai Po, N.T., Hong Kong 852-2662928

Japan:

Nippon Motorola Ltd. Tatsumi-SPD-JLDC Toshikatsu Otsuki 6F Seibu-Butsuryu-Center 3-14-2 Tatsumi Koto-Ku Tokyo 135, Japan 03-3521-8315

MFAX:

RMFAX0@email.sps.mot.com TOUCHTONE (602) 244-6609

Internet:

http://motserv.indirect.com/dsp/DSPhome.html

