

SLES075 - MARCH 2003

24-BIT, 192-kHz SAMPLING, ADVANCED SEGMENT, AUDIO STEREO DIGITAL-TO-ANALOG CONVERTER

FEATURES

- Supports Both DSD and PCM Formats
- 24-Bit Resolution
- Analog Performance (V_{CC} = 5 V):
 - Dynamic Range: 113 dB, Typical
 - SNR: 113 dB, Typical
 - THD+N: 0.001%, Typical
 - Full-Scale Output: 2.1 V rms (at Postamplifier)
- Differential Voltage Output: 3.2 V p-p
- 8× Oversampling Digital Filter:
 - Stop-Band Attenuation: -82 dB
 Pass-Band Ripple: ±0.002 dB
- Sampling Frequency: 10 kHz to 200 kHz
- System Clock: 128, 192, 256, 384, 512, or 768 f_S With Autodetect
- Accepts 16-, 20-, and 24-Bit Audio Data
- PCM Data Formats: Standard, I²S, and Left-Justified
- DSD Format Interface Available
- Optional Interface to External Digital Filter or DSP Available
- I²C-Compatible Serial Port
- User-Programmable Mode Controls:
 - Digital Attenuation: 0 dB to -120 dB, 0.5 dB/Step
 - Digital De-Emphasis
 - Digital Filter Rolloff: Sharp or Slow
 - Soft Mute
 - Zero Detect Mute in PCM Format

- Zero Flags for Each Output in PCM and DSD Formats
- Dual Supply Operation:
 - 5-V Analog, 3.3-V Digital
- 5-V Tolerant Digital Inputs
- Small 28-Lead SSOP Package

APPLICATIONS

- A/V Receivers
- SACD Players
- DVD Players
- HDTV Receivers
- Car Audio Systems
- Digital Multitrack Recorders
- Other Applications Requiring 24-Bit Audio

DESCRIPTION

The DSD1793 is a monolithic CMOS integrated circuit that includes stereo digital-to-analog converters and support circuitry in a small 28-lead SSOP package. The data converters use Tl's advanced-segment DAC architecture to achieve excellent dynamic performance and improved tolerance to clock jitter. The DSD1793 provides balanced voltage outputs, allowing the user to optimize analog performance externally. The DSD1793 accepts the PCM and DSD audio data formats, providing easy interfacing to audio DSP and decoder chips. The DSD1793 also interfaces with external digital filter devices (DF1704, DF1706, PMD200). Sampling rates up to 200 kHz are supported. A full set of user-programmable functions is accessible through an I²C-compatible serial port.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

PRODUCT	DDUCT PACKAGE PACKAGE CODE		OPERATION TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA
D0D4700DD	00 I 1000D	0000	0500 1- 0500	D0D4700	DSD1793DB	Tube
DSD1793DB	28-lead SSOP	28DB	−25°C to 85°C	DSD1793	DSD1793DBR	Tape and reel

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

		DSD1791
Commissional	V _{CC} F, V _{CC} L, V _{CC} C, V _{CC} R	6.5 V
Supply voltage	V_{DD}	4 V
Supply voltage differe	nces: VCCF, VCCL, VCCC, and VCCR	±0.1 V
Ground voltage differen	ences: AGNDF, AGNDL, AGNDC, AGNDR, and DGND	±0.1 V
PLRCK, PDATA, PBCK, DSDL, DSDR, DBCK, ADR0, ADR1, SCK, SCL, SDA		−0.3 V to 6.5 V
Digital input voltage	ZEROL, ZEROR	-0.3 V to (V _{DD} + 0.3 V)
Analog input voltage		-0.3 V to (V _{CC} + 0.3 V)
Input current (any pins	s except supplies)	±10 mA
Ambient temperature	under bias	-40°C to 125°C
Storagetemperature		–55°C to 150°C
Junctiontemperature		150°C
Lead temperature (sol	dering)	260°C, 5 s
Package temperature	(IR reflow, peak)	260°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

all specifications at $T_A = 25$ °C, $V_{CC} = 5$ V, $V_{DD} = 3.3$ V, $f_S = 44.1$ kHz, system clock = 256 f_S , and 24-bit data, unless otherwise noted

			1	DSD1793DB			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
RES	OLUTION			24		Bits	
DAT	A FORMAT (PCM Mode)	·					
	Audio data interface format		Standa	ard, I ² S, left	justified		
	Audio data bit length		16-, 20	16-, 20-, 24-bit selectable			
	Audio data format		MSB fi	MSB first, 2s complement			
fS	Samplingfrequency		10		200	kHz	
	System clock frequency		128, 192,	256, 384, 5	512, 768 f _S		
DAT	A FORMAT (DSD Mode)	·					
	Audio data interface format		DSD (c	DSD (direct stream digital)			
	Audio data bit length			1 Bit			
fS	Samplingfrequency	f _S = 44.1 kHz		2.8224		MHz	
	System clock frequency		2.8224		11.2896	MHz	



ELECTRICAL CHARACTERISTICS (Continued)

all specifications at T_A = 25°C, V_{CC} = 5 V, V_{DD} = 3.3 V, f_S = 44.1 kHz, system clock = 256 f_S, and 24-bit data, unless otherwise noted

2424455	TEST SOMETIONS		DSD1793DI	3	
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL INPUT/OUTPUT	•				
Logicfamily		Т	TLcompatib	le	
VIH Input In signatural		2			\/DC
V _{IL} Input logic level				0.8	VDC
Input logic current	$V_{IN} = V_{DD}$			10	
IIL Input logic current	V _{IN} = 0 V			-10	μΑ
VOH Output logic lovel	$I_{OH} = -2 \text{ mA}$	2.4			VDC
VOL Output logic level	I _{OL} = 2 mA			0.4	VDC
DYNAMIC PERFORMANCE (PCM MODE) (1)					
	f _S = 44.1 kHz		0.001%	0.002%	
THD+N at $V_{OUT} = 0 \text{ dB}$	$f_S = 96 \text{ kHz}$		0.0015%		
	f _S = 192 kHz		0.003%		
	EIAJ, A-weighted, fg = 44.1 kHz	110	113		
Dynamic range	EIAJ, A-weighted, f _S = 96 kHz				dB
	EIAJ, A-weighted, fg = 192 kHz		113		
	EIAJ, A-weighted, fg = 44.1 kHz	110	113		
Signal-to-noiseratio	EIAJ, A-weighted, fg = 96 kHz		113		dB
	EIAJ, A-weighted, fg = 192 kHz		113		
	fg = 44.1 kHz	106	110		
Channelseparation	fg = 96 kHz		110		dB
	fg = 192 kHz		109		
Level linearity error	$V_{OUT} = -120 \text{ dB}$		±1		dB
DYNAMIC PERFORMANCE (DSD MODE) (1) (2					
THD+N at $V_{OUT} = 0 \text{ dB}$	2.1 V rms		0.001%		
Dynamic range	-60 dB, EIAJ, A-weighted		113		dB
Signal-to-noiseratio	EIAJ, A-weighted		113		dB
ANALOG OUTPUT					
Gain error		-8	±3	8	% of FS
Gain mismatch, channel-to-channel		-3	±0.5	3	% of FS
Bipolar zero error	At BPZ	-2	±0.5	2	% of FS
Differential output voltage (3)	Full scale (0 dB)		3.2		V p-p
Bipolar zero voltage (3)	At BPZ		1.4		V
Load impedance (3)	$R_1 = R_2$	1.7			kΩ

⁽¹⁾ Dynamic performance and dc accuracy are specified at the output of the postamplifier as shown in Figure 32. Analog performance specifications are measured using the System Two™ Cascade audio measurement system by Audio Precision™ in the averaging mode. For all sampling-frequency operations, measurement bandwidth is limited with a 20-kHz AES17 filter.

⁽²⁾ Analog performance in the DSD mode is specified as the DSD modulation index of 100%.

⁽³⁾ These parameters are defined at the DSD1793 output pins. Load impedances, R₁ and R₂, are input resistors of the postamplifier. They are defined as dc loads.



	DADAMETED	TEST CONDITIONS		SD1793DI	3	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGIT	AL FILTER PERFORMANCE	•				
	De-emphasis error				±0.1	dB
FILTE	R CHARACTERISTICS-1: SHARP ROL	LOFF				
	Pass band	±0.002 dB			0.454 fg	
	Fass daliu	-3 dB			0.49 fg	
	Stop band		0.546 fg			
	Pass-band ripple				±0.002	dB
	Stan bandattanuation	Stop band = 0.546 fs	–75			dB
	Stop-bandattendation	Stop band = 0.567 fs	-82			иБ
	Delay time	Deard Dear		s		
ILTE	R CHARACTERISTICS-2: SLOW ROLL	OFF				
	Pass band	±0.04 dB			0.274 f _S	
	Fass Daliu	-3 dB			0.454 f _S	
	Stop band		0.732 f _S			
	Pass-band ripple				±0.002	dB
	Stop-bandattenuation	Stop band = 0.732 fs	-82			dB
	Delay time			29/f _S		s
POWE	ER SUPPLY REQUIREMENTS	•	<u>.</u>			
/DD	Valtananana		3	3.3	3.6	VDC
√cc	- voltage range		4.5	5	5.5	VDC
		f _S = 44.1 kHz		6.5	8	
DD		f _S = 96 kHz		13.5		mA
	Supply current (1)	f _S = 192 kHz		28		
	Supply current (1)	$f_S = 44.1 \text{ kHz}$		14	16	
СС		$f_S = 96 \text{ kHz}$		15		mA
		f _S = 192 kHz		16		
		f _S = 44.1 kHz		90	110	
	Power dissipation (1)	$f_S = 96 \text{ kHz}$		120		mW
		f _S = 192 kHz		170		
ЕМР	PERATURE RANGE					
	Operationtemperature		-25		85	°C
JA	Thermalresistance	28-pin SSOP		100		°C/W

⁽¹⁾ Input is BPZ data.



PIN ASSIGNMENTS

DSD1793 (TOP VIEW) PLRCK 🖂 1 28 27 PBCK □□□ 2 □□ SCL 26 PDATA 3 □ SDA DBCK 🖂 4 25 DSDL SCK □□ 5 24 DSDR ☐ ZEROL 23 22 V_{DD} \square 7 □□ ZEROR DGND 🖂 8 21 □ V_{CC}F AGNDF 🖂 9 20 ₩ V_{CC}L $V_{CC}R \square 10$ 19 AGNDL AGNDR _____ 11 18 V_{OUT}R− □□ 12 17 □□ V_{OUT}L+ V_{OUT}R+ □□□ 13 16 AĞNDC 15 V_{CC}C V_{COM} \Box 14




Terminal Functions

TERMINAL			
NAME	PIN	1/0	DESCRIPTIONS
ADR0	28	I	I ² C address 0 (1)
ADR1	6	I	I ² C address 1 ⁽¹⁾
AGNDC	16	_	Analog ground (internal bias and current DAC)
AGNDF	9	-	Analog ground (DACFF)
AGNDL	19	-	Analog ground (L-channel I/V)
AGNDR	11	_	Analog ground (R-channel I/V)
DBCK	4	- 1	Bit clock input for DSD mode. Connected to ground in PCM mode (1)
DGND	8	_	Digital ground
DSDL	25	I	L-channel data input for DSD mode and external DF mode (1)
DSDR	24	- 1	R-channel data input for DSD mode and external DF mode (1)
PBCK	2	I	Bit clock input for PCM mode. Connected to GND for DSD mode (1)
PDATA	3	1	Serial audio data input for PCM mode (1)
PLRCK	1	I	Left and right clock (fs) input for PCM-format operation. WDCK clock input in external DF mode. Connected to ground in DSD mode (1)
SCK	5	I	System clock input (1)
SCL	27	I	I ² C clock (1)
SDA	26	I/O	I ² C data (2)
VCCC	15	_	Analog power supply (internal bias and current DAC), 5 V
V _{CC} F	21	_	Analog power supply (DACFF), 5 V
VCCL	20	_	Analog power supply (L-channel I/V), 5 V
V _C CR	10	_	Analog power supply (R-channel I/V), 5 V
VCOM	14	_	Internal bias decoupling pin
V_{DD}	7	_	Digital power supply, 3.3 V
V _{OUT} L+	17	0	L-channel analog voltage output +
V _{OUT} L-	18	0	L-channel analog voltage output –
V _{OUT} R+	13	0	R-channel analog voltage output +
V _{OUT} R-	12	0	R-channel analog voltage output –
ZEROL	23	0	Zero flag for L-channel
ZEROR	22	0	Zero flag for R-channel

⁽¹⁾ Schmitt-trigger input, 5-V tolerant (2) Schmitt-trigger input and output. 5-V tolerant input, and open-drain, 3-state output



FUNCTIONAL BLOCK DIAGRAM





TYPICAL PERFORMANCE CURVES

DIGITAL FILTER

Digital Filter Response




Figure 1. Frequency Response, Sharp Rolloff




Figure 2. Pass-Band Ripple, Sharp Rolloff




Figure 3. Frequency Response, Slow Rolloff







Figure 4. Transition Characteristics, Slow Rolloff




De-Emphasis Error













De-Emphasis Error (Continued)







ANALOG DYNAMIC PERFORMANCE

Supply Voltage Characteristics






Figure 11









Figure 12


CHANNEL SEPARATION vs





NOTE: All specifications at $V_{DD} = 3.3 \text{ V}$, $V_{CC} = 5 \text{ V}$.




Temperature Characteristics









NOTE: All specifications at V_{DD} = 3.3 V, V_{CC} = 5 V.






Figure 19. -60-dB Output Spectrum, BW = 20 kHz Figure 20. -60-dB Output Spectrum, BW = 100 kHz




Figure 21. THD+N vs Input Level, PCM Mode






Figure 22. -60-dB Output Spectrum, DSD Mode, FIR-2




Figure 23. THD+N vs Input Level, DSD Mode, FIR-2



SYSTEM CLOCK AND RESET FUNCTIONS

System Clock Input

The DSD1793 requires a system clock for operating the digital interpolation filters and advanced segment DAC modulators. The system clock is applied at the SCK input (pin 5). The DSD1793 has a system clock detection circuit that automatically senses if the system clock is operating between 128 f_S and 768 f_S. Table 1 shows examples of system clock frequencies for common audio sampling rates. If the oversampling rate of the delta-sigma modulator is selected as 128 f_S, the system clock frequency is over 256 f_S.


Figure 24 shows the timing requirements for the system clock input. For optimal performance, it is important to use a clock source with low phase jitter and noise. One of the Texas Instruments PLL1700 family of multiclock generators is an excellent choice for providing the DSD1793 system clock.

Table 1. System Clock Rates for Common Audio Sampling Frequencies

CAMPI ING EDECUENCY	SYSTEM CLOCK FREQUENCY (F _{SCLK}) (MHZ)								
SAMPLING FREQUENCY	128 fs	192 f _S	256 fs	384 f _S	512 fg	768 f _S			
32 kHz	4.096 (1)	6.144 (1)	8.192	12.288	16.384	24.576			
44.1 kHz	5.6488 (1)	8.4672	11.2896	16.9344	22.5792	33.8688			
48 kHz	6.144 (1)	9.216	12.288	18.432	24.576	36.864			
96 kHz	12.288	18.432	24.576	36.864	49.152 (1)	73.728 (1)			
192 kHz	24.576	36.864	49.152 (1)	73.728 (1)	(2)	(2)			

⁽¹⁾ This system clock rate is supported only in I²C standard mode.

⁽²⁾ This system clock rate is not supported for the given sampling frequency.



	PARAMETERS	MIN	MAX	UNITS
t(SCKH)	System clock pulse duration, HIGH	5		ns
t(SCKL)	System clock pulse duration, LOW	5		ns

Figure 24. System Clock Input Timing

Power-On Reset Function

The DSD1793 includes a power-on reset function. Figure 25 shows the operation of this function. With $V_{DD} > 2 \text{ V}$, the power-on reset function is enabled. The initialization sequence requires 1024 system clocks from the time $V_{DD} > 2 \text{ V}$. After the initialization period, the DSD1793 is set to its default reset state, as described in the *MODE CONTROL REGISTERS* section of this data sheet.






Figure 25. Power-On Reset Timing



AUDIO DATA INTERFACE

Audio Serial Interface


The audio interface port is a 3-wire serial port. It includes PLRCK (pin 1), PBCK (pin 2), and PDATA (pin 3). PBCK is the serial audio bit clock, and it is used to clock the serial data present on PDATA into the serial shift register of the audio interface. Serial data is clocked into the DSD1793 on the rising edge of PBCK. PLRCK is the serial audio left/right word clock.

The DSD1793 requires the synchronization of PLRCK and the system clock, but does not need a specific phase relation between PLRCK and the system clock.

If the relationship between PLRCK and the system clock changes more than ± 6 PBCK, internal operation is initialized within $1/f_S$ and analog outputs are forced to the bipolar zero level until resynchronization between PLRCK and the system clock is completed.

PCM Audio Data Formats and Timing

The DSD1793 supports industry-standard audio data formats, including standard right-justified, I²S, and left-justified. The data formats are shown in Figure 27. Data formats are selected using the format bits, FMT[2:0], in control register 18. The default data format is 24-bit I²S. All formats require binary 2s complement, MSB-first audio data. Figure 26 shows a detailed timing diagram for the serial audio interface.




	PARAMETERS	MIN	MAX	UNITS
t(BCY)	PBCK pulse cycle time	70		ns
t(BCL)	PBCK pulse duration, LOW	30		ns
t(BCH)	PBCK pulse duration, HIGH	30		ns
t(BL)	PBCK rising edge to PLRCK edge	10		ns
t(LB)	PLRCK edge to PBCK rising edge	10) ns	
t(DS)	PDATA setup time	10	10 n	
t(DH)	PDATA hold time	10		ns
_	PLRCK clock data	50% ± 2 bit clocks		


Figure 26. Timing of Audio Interface



(1) Standard Data Format (Right Justified); L-Channel = HIGH, R-Channel = LOW



(2) Left Justified Data Format; L-Channel = HIGH, R-Channel = LOW



(3) I²S Data Format; L-Channel = LOW, R-Channel = HIGH




Figure 27. Audio Data Input Formats



External Digital Filter Interface and Timing

The DSD1793 supports an external digital filter interface with a 3- or 4-wire synchronous serial port, which allows the use of an external digital filter. External filters include the Texas Instruments DF1704 and DF1706, the Pacific Microsonics PMD200, or a programmable digital signal processor.

In the external DF mode, PLRCK (pin 1), PBCK (pin 2) and PDATA (pin 3) are defined as WDCK, the word clock; BCK, the bit clock; and DATA, the monaural data, respectively. The external digital filter interface is selected by using the DFTH bit of control register 20, which functions to bypass the internal digital filter of the DSD1793.

When the DFMS bit of control register 19 is set, the DSD1793 can process stereo data. In this case, DSDL (pin 25) and DSDR (pin 24) are defined as L-channel data and R-channel data, respectively.

Detailed information for the external digital filter interface mode is provided in the *APPLICATION FOR EXTERNAL DIGITAL FILTER INTERFACE* section of this data sheet.

Direct Stream Digital (DSD) Format Interface

The DSD1793 supports the DSD-format interface operation, which includes out-of-band noise filtering using an internal analog FIR filter. The DSD-format interface consists of a 3-wire synchronous serial port, which includes DBCK (pin 4), DSDL (pin 25), and DSDR (pin 24). DBCK is the serial bit clock. DSDL and DSDR are L-channel and R-channel DSD data input, respectively. They are clocked into the DSD1793 on the rising edge of DBCK. PLRCK (pin 1) and PBCK (pin 2) should be connected to GND in the DSD mode. The DSD-format interface is activated by setting the DSD bit of control register 20.

Detailed information for the DSD mode is provided in the APPLICATION FOR DSD FORMAT (DSD MODE) INTERFACE section of this data sheet.



FUNCTIONAL DESCRIPTIONS

Zero Detect

The DSD1793 has a zero-detect function. When the DSD1793 detects the zero conditions as shown in Table 2, the DSD1793 sets ZEROL (pin 23) and ZEROR (pin 22) to HIGH.

Table 2. Zero Conditions

МО	DE	DETECTING CONDITION AND TIME
PCM		DATA is continuously LOW for 1024 LRCKs.
External DF mode		DATA is continuously LOW for 8 × 1024 WDCKs.
DSD	DZ0	There are an equal number of 1s and 0s in every 8 bits of DSD input data for 23 ms.
	DZ1	The input data is 1001 0110 continuously for 23 ms.

Serial Control Interface (I²C)

The DSD1793 supports the I^2C serial bus and the data transmission protocol for standard and fast mode as a slave device. This protocol is explained in I^2C specification 2.0.


Slave Address

MSB							LSB
1	0	0	1	1	ADR1	ADR0	R/W

The DSD1793 has 7 bits for its own slave address. The first five bits (MSBs) of the slave address are factory preset to 10011. The next two bits of the address byte are the device select bits, which can be user-defined by the ADR1 and ADR0 terminals. A maximum of four DSD1793s can be connected on the same bus at one time. Each DSD1793 responds when it receives its own slave address.

Packet Protocol

A master device must control packet protocol, which consists of start condition, slave address, read/write bit, data if write or acknowledge if read, and stop condition. The DSD1793 supports only slave receivers and slave transmitters.



М	М	Μ	S	М	S	М	S	М	S	М
S	Slave address	R/W	ACK	DATA	ACK	DATA	ACK	•••	ACK	Р

Read operation

М	М	М	S	Slave	М	S	М	S	М	М
S	Slave address	R/W	ACK	DATA	ACK	DATA	ACK	•••	NACK	Р

Figure 28. Basic I²C Framework



Write Register

A master can write to any DSD1793 registers using single or multiple accesses. The master sends a DSD1793 slave address with a write bit, a register address, and the data. If multiple access is required, the address is that of the starting register, followed by the data to be transferred. When the data are received properly, the index register is incremented automatically by 1 following each transfer. When the index register reaches 0x7F, the next value is 0x0. When undefined registers are accessed, the DSD1793 does not send an acknowledgement. Figure 29 is a diagram of the write operation.

М	М	М	S	М	S	М	S	М	S	М	S	М
S	slave address	W	Α	reg address	Α	write data	Α	write data	Α		Α	Р

M: Master S: Start condition A: Acknowledge ...: Repeated (write data, ack)

S: Slave W: Write P: Stop

Figure 29. Write Operation

Read Register

A master can read the DSD1793 register which points to the address to be read. The value of the register address is stored in an indirect index register. The master sends a DSD1793 slave address with a read bit after storing the register address. Then the DSD1793 transfers the data which the index register points to. When the data are transferred during a multiple access, the index register is incremented by 1 automatically. (When first going into read mode immediately following a write, the index register is not incremented. The master can read the register that was previously written.) When the index register reaches 0x7F, the next value is 0x0. The DSD1793 outputs some data when the index register is 0x10 to 0x1F, even if it is not defined in Table 4. Figure 30 is a diagram of the read operation.

М	М	М	S	М	S	М	М	М	S	S	М	S	М	М
S	slave address	W	Α	reg address	Α	Sr	slave address	R	Α	read data	Α		N	Р

M: MasterS: Start conditionA: AcknowledgeSr: Repeated start condition...: Repeated (read data, ack)S: SlaveW: WriteP: StopR: ReadN: Not Acknowledge

NOTE: The slave address after the repeat start condition must be the same as the previous slave address.


Figure 30. Read Operation

Noise Suppression

The DSD1793 incorporates noise suppression using the system clock (SCK). However, there must be no more than two noise spikes in 600 ns. The noise suppression works for SCK frequencies between 8 MHz and 40 MHz in fast mode. However, it works incorrectly in the particular following conditions.

Case 1:

- 1. $t_{(SCK)} > 120 \text{ ns } (t_{(SCK)}: \text{ period of SCK})$
- 2. $t_{(HI)} + t_{(D-HD)} < t_{(SCK)} \times 5$
- 3. Spike noise exists on the first half of the SCL HIGH pulse.
- 4. Spike noise exists on the SDA HIGH pulse just before SDA goes LOW.




When these conditions occur at the same time, the data is recognized as LOW.



Case 2:


- 1. $t_{(SCK)} > 120 \text{ ns}$
- 2. $t_{(S-HD)}$ or $t_{(RS-HD)} < t_{(SCK)} \times 5$
- 3. Spike noise exists on both SCL and SDA during the hold time.



When these conditions occur at the same time, the DSD1793 fails to detect a start condition.

Case 3:


- 1. $t_{(SCK)} < 50 \text{ ns}$
- 2. $t_{(SP)} > t_{(SCK)}$
- 3. Spike noise exists on SCL just after SCL goes LOW.
- 4. Spike noise exists on SDA just before SCL goes LOW.



When these conditions occur at the same time, the DSD1793 erroneously detects a start or stop condition.



TIMING DIAGRAM



TIMING CHARACTERISTICS

	PARAMETER	CONDITIONS	MIN	MAX	UNIT
4	COL start framework	Standard		100	kHz
f(SCL)	SCL clock frequency	Fast		400	KHZ
4	Due free time het week step and stept conditions	Standard	4.7		
t(BUF)	Bus free time between stop and start conditions	Fast	1.3		μs
4	Lawrenced of the CCL short	Standard	4.7		
t(LOW)	Low period of the SCL clock	Fast	1.3		μs
	High paried of the CCL clock	Standard	4		μs
t(HI)	High period of the SCL clock	Fast	600		ns
4	Cation time for (someone d) start and dition	Standard	4.7		μs
t(RS-SU)	Setup time for (repeated) start condition	Fast	600		ns
t(S-HD)		Standard	4		μs
t(RS-HD)	Hold time for (repeated) start condition	Fast	600		ns
	Data actualizac	Standard	250		
t(D-SU)	Data setup time	Fast	100		ns
4	Date hald time	Standard	0	900	
t(D-HD)	Data hold time	Fast	0	900	ns
t/001 D)	Disa time of SCI pignal	Standard	20 + 0.1 C _B	1000	20
t(SCL-R)	Rise time of SCL signal	Fast	20 + 0.1 C _B	300	ns
4 :: - ::	Rise time of SCL signal after a repeated start condition and after an	Standard	20 + 0.1 C _B	1000	
t(SCL-R1)	acknowledge bit	Fast	20 + 0.1 C _B	300	ns
*/aa. =\	Fall time of SCI pignal	Standard	20 + 0.1 C _B	1000	ns
t(SCL-F)	Fall time of SCL signal	Fast	20 + 0.1 C _B	300	115
+/	Rise time of SDA signal	Standard	20 + 0.1 C _B	1000	
t(SDA-R)	Nise time of 3DA signal	Fast	20 + 0.1 C _B	300	ns
t/07 + =>	Fall time of SDA signal	Standard	20 + 0.1 C _B	1000	ns
t(SDA-F)	Tall time of SDA signal	Fast	20 + 0.1 C _B	300	110
t/D 01 11	Setup time for stop condition	Standard	4		μs
t(P-SU)	Setup time for stop condition	Fast	600		ns
C _(B)	Capacitive load for SDA and SCL line			400	pF
t(SP)	Pulse duration of suppressed spike	Fast		50	ns
	Market and a stable beautiful and the second and decided the first transfer to the	Standard			_
V_{NH}	Noise margin at high level for each connected device (including hysteresis)	Fast	0.2 V _{DD}		V



MODE CONTROL REGISTERS

User-Programmable Mode Controls

The DSD1793 includes a number of user-programmable functions which are accessed via mode control registers. The registers are programmed using the serial control interface, which was previously discussed in this data sheet. Table 3 lists the available mode-control functions, along with their default reset conditions and associated register index.

Table 3. User-Programmable Function Controls

FUNCTION	DEFAULT	REGISTER	BIT	РСМ	DSD	DF BYPASS
Digital attenuation control 0 dB to -120 dB and mute, 0.5 dB step	0 dB	Register 16 Register 17	ATL[7:0] (for L-ch) ATR[7:0] (for R-ch)	yes		
Attenuation load control—Disabled, enabled	Attenuationdisabled	Register 18	ATLD	yes		
Input audio data format selection 16-, 20-, 24-bit standard (right-justified) format 24-bit MSB-first left-justified format 16-/24-bit I ² S format	24-bit I ² S format	Register 18	FMT[2:0]	yes		yes
Sampling rate selection for de-emphasis Disabled,44.1 kHz, 48 kHz, 32 kHz	De-emphasis disabled	Register 18	DMF[1:0]	yes	yes(1)	
De-emphasis control—Disabled, enabled	De-emphasis disabled	Register 18	DME	yes		
Soft mute control—Mute disabled, enabled	Mute disabled	Register 18	MUTE	yes		
Output phase reversal—Normal, reverse	Normal	Register 19	REV	yes	yes	yes
Attenuation speed selection $\times 1 \text{ fg}, \times (1/2)\text{fg}, \times (1/4)\text{fg}, \times (1/8)\text{fg}$	×1 fg	Register 19	ATS[1:0]	yes		
DAC operation control—Enabled, disabled	DAC operation enabled	Register 19	OPE	yes	yes	yes
Stereo DF bypass mode select Monaural, stereo	Monaural	Register 19	DFMS			yes
Digital filter rolloff selection Sharp rolloff, slow rolloff	Sharp rolloff	Register 19	FLT	yes		
Infinite zero mute control Disabled, enabled	Disabled	Register 19	INZD	yes		yes
System reset control Reset operation , normal operation	Normaloperation	Register 20	SRST	yes	yes	yes
DSD interface mode control DSD enabled, disabled	Disabled	Register 20	DSD		yes	
Digital-filter bypass control DF enabled, DF bypass	DF enabled	Register 20	DFTH			yes
Monaural mode selection Stereo, monaural	Stereo	Register 20	MONO	yes	yes	yes
Channel selection for monaural mode data L-channel, R-channel	L-channel	Register 20	CHSL	yes	yes	yes
Delta-sigma oversampling rate selection ×64 f _S , ×128 f _S , ×32 f _S	×64 fs	Register 20	OS[1:0]	yes	yes(2)	yes
PCM zero output enable	Enabled	Register 21	PCMZ	yes		yes
DSD zero output enable	Disabled	Register 21	DZ[1:0]		yes	
Function available only for read						
Zero detection flag Not zero, zero detected	Not zero = 0 Zero detected = 1	Register 22	ZFGL (for L-ch) ZFGR (for R-ch)	yes	yes	

⁽¹⁾ When in DSD mode, DMF[0:1] is defined as DSD filter (analog FIR) performance selection.

⁽²⁾ When in DSD mode, OS[0:1] is defined as DSD filter (analog FIR) operation rate selection.



Register Map

The mode control register map is shown in Table 4. Each register includes an address and control data.

Table 4. Mode Control Register Map

	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	В4	В3	B2	B1	В0
Register 16	R/W	0	0	1	0	0	0	0	ATL7	ATL6	ATL5	ATL4	ATL3	ATL2	ATL1	ATL0
Register 17	R/W	0	0	1	0	0	0	1	ATR7	ATR6	ATR5	ATR4	ATR3	ATR2	ATR1	ATR0
Register 18	R/W	0	0	1	0	0	1	0	ATLD	FMT2	FMT1	FMT0	DMF1	DMF0	DME	MUTE
Register 19	R/W	0	0	1	0	0	1	1	REV	ATS1	ATS0	OPE	RSV	DFMS	FLT	INZD
Register 20	R/W	0	0	1	0	1	0	0	RSV	SRST	DSD	DFTH	MONO	CHSL	OS1	OS0
Register 21	R/W	0	0	1	0	1	0	1	RSV	RSV	RSV	RSV	RSV	DZ1	DZ0	PCMZ
Register 22	R	0	0	1	0	1	1	0	RSV	RSV	RSV	RSV	RSV	RSV	ZFGR	ZFGL

Register Definitions

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 16	R/W	0	0	1	0	0	0	0	ATL7	ATL6	ATL5	ATL4	ATL3	ATL2	ATL1	ATL0
Register 17	R/W	0	0	1	0	0	0	1	ATR7	ATR6	ATR5	ATR4	ATR3	ATR2	ATR1	ATR0

R/W: Read/Write Mode Select

When $R/\overline{W} = 0$, a write operation is performed.

When $R/\overline{W} = 1$, a read operation is performed.

Default value: 0

ATx[7:0]: Digital Attenuation Level Setting

These bits are available for read and write.

Default value: 1111 1111b

Each DAC output has a digital attenuator associated with it. The attenuator can be set from 0 dB to -120 dB, in 0.5-dB steps. Alternatively, the attenuator can be set to infinite attenuation (or mute).

The attenuation data for each channel can be set individually. However, the data load control (the ATLD bit of control register 18) is common to both attenuators. ATLD must be set to 1 in order to change an attenuator setting. The attenuation level can be set using the following formula:

Attenuation level (dB) = $0.5 \text{ dB} \cdot (ATx[7:0]_{DFC} - 255)$

where $ATx[7:0]_{DFC} = 0$ through 255

For $ATx[7:0]_{DEC} = 0$ through 14, the attenuator is set to infinite attenuation. The following table shows attenuation levels for various settings:

ATx[7:0]	Decimal Value	Attenuation Level Setting
1111 1111b	255	0 dB, no attenuation (default)
1111 1110b	254	-0.5 dB
1111 1101b	253	–1.0 dB
:	i i	:
0001 0000b	16	–119.5 dB
0000 1111b	15	-120.0 dB
0000 1110b	14	Mute
:	i i	:
0000 0000b	0	Mute



	B15	B14	B13	B12	B11	B10	В9	B8	B7	В6	B5	В4	В3	B2	B1	В0
Register 18	R/W	0	0	1	0	0	1	0	ATLD	FMT2	FMT1	FMT0	DMF1	DMF0	DME	MUTE

R/W: Read/Write Mode Select

When $R/\overline{W} = 0$, a write operation is performed. When $R/\overline{W} = 1$, a read operation is performed.

Default value: 0

ATLD: Attenuation Load Control

This bit is available for read and write.

Default value: 0

ATLD = 0	Attenuation control disabled (default)
ATLD = 1	Attenuation control enabled

The ATLD bit is used to enable loading of the attenuation data contained in registers 16 and 17. When ATLD = 0, the attenuation settings remain at the previously programmed levels, ignoring new data loaded into registers 16 and 17. When ATLD = 1, attenuation data written to registers 16 and 17 is loaded normally.

FMT[2:0]: Audio Interface Data Format

These bits are available for read and write.

Default value: 101

FMT[2:0]	Audio Data Format Selection
000	16-bit standard format, right-justified data
001	20-bit standard format, right-justified data
010	24-bit standard format, right-justified data
011	24-bit MSB-first, left-justified data
100	16-bit I ² S-format data
101	24-bit I ² S-format data (default)
110	Reserved
111	Reserved

The FMT[2:0] bits are used to select the data format for the serial audio interface.

For the external digital filter interface mode (DFTH mode), this register is operated as shown in the *external digital filter mode* section of this data sheet.

DMF[1:0]: Sampling Frequency Selection for the De-Emphasis Function

These bits are available for read and write.

Default value: 00

DMF[1:0]	De-Emphasis Sampling Frequency Selection
00	Disabled (default)
01	48 kHz
10	44.1 kHz
11	32 kHz

The DMF[1:0] bits are used to select the sampling frequency used by the digital de-emphasis function when it is enabled by setting the DME bit. The de-emphasis curves are shown in the *TYPICAL PERFORMANCE CURVES* section of this data sheet.

For the DSD mode, analog FIR filter performance can be selected using this register. Filter response plots are shown in the *TYPICAL PERFORMANCE CURVES* section of this data sheet. A register map is shown in the *Configuration* for the DSD Interface Mode section of this data sheet.



DME: Digital De-Emphasis Control

This bit is available for read and write.

Default value: 0

DME = 0	De-emphasis disabled (default)
DME = 1	De-emphasis enabled

The DME bit is used to enable or disable the de-emphasis function for both channels.

MUTE: Soft Mute Control

This bit is available for read and write.

Default value: 0

MUTE = 0	MUTE disabled (default)
MUTE = 1	MUTE enabled

The MUTE bit is used to enable or disable the soft mute function for both channels.

Soft mute is operated as a 256-step attenuator. The speed for each step to $-\infty$ dB (mute) is determined by the attenuation rate selected in the ATS register.

	B15	B14	B13	B12	B11	B10	В9	B8	B7	В6	B5	B4	В3	B2	B1	B0
Register 19	R/W	0	0	1	0	0	1	1	REV	ATS1	ATS0	OPE	RSV	DFMS	FLT	INZD

R/W: Read/Write Mode Select

When $R/\overline{W} = 0$, a write operation is performed.

When $R/\overline{W} = 1$, a read operation is performed.

Default value: 0

REV: Output Phase Reversal

This bit is available for read and write.

Default value: 0

REV = 0	Normal output (default)
REV = 1	Inverted output

The REV bit is used to invert the output phase for both channels.

ATS[1:0]: Attenuation Rate Select

These bits are available for read and write.

Default value: 00

ATS[1:0]	Attenuation Rate Selection
00	PLRCK (default)
01	PLRCK/2
10	PLRCK/4
11	PLRCK/8

The ATS[1:0] bits are used to select the rate at which the attenuator is decremented/incremented during level transitions.



OPE: DAC Operation Control

This bit is available for read and write.

Default value: 0

OPE = 0	DAC operation enabled (default)
OPE = 1	DAC operation disabled

The OPE bit is used to enable or disable the analog output for both channels. Disabling the analog outputs forces them to the bipolar zero level (BPZ) even if digital audio data is present on the input.

DFMS: Stereo DF Bypass Mode Select

This bit is available for read and write.

Default value: 0

DFMS = 0	Monaural (default)
DFMS = 1	Stereo input enabled

The DFMS bit is used to enable stereo operation in the DF bypass mode. In the DF bypass mode, when DFMS is set to 0, the pin for the input data is PDATA (pin 3) only, therefore the DSD1793 operates as a monaural DAC. When DFMS is set to 1, the DSD1793 can operate as a stereo DAC with inputs of input L-channel and R-channel data on DSDL (pin 25) and DSDR (pin 24), respectively.

FLT: Digital Filter Rolloff Control

This bit is available for read and write.

Default value: 0

FLT = 0	Sharp rolloff (default)
FLT = 1	Slow rolloff

The FLT bit is used to select the digital filter rolloff characteristic. The filter responses for these selections are shown in the *TYPICAL PERFORMANCE CURVES* section of this data sheet.

INZD: Infinite Zero Detect Mute Control

This bit is available for read and write.

Default value: 0

INZD = 0	Infinite zero detect mute disabled (default)
INZD = 1	Infinite zero detect mute enabled

The INZD bit is used to enable or disable the zero detect mute function. Setting INZD to 1 forces muted analog outputs to hold a bipolar zero level when the DSD1793 detects zero data in both channels. The infinite zero detect mute function does not operate in the DSD mode.

	B15	B14	B13	B12	B11	B10	В9	B8	B7	B6	B5	B4	В3	B2	B1	В0
Register 20	R/W	0	0	1	0	1	0	0	RSV	SRST	DSD	DFTH	MONO	CHSL	OS1	OS0

R/W: Read/Write Mode Select

When $R/\overline{W} = 0$, a write operation is performed.

When $R/\overline{W} = 1$, a read operation is performed.

Default value: 0



SRST: System Reset Control

This bit is available for read and write.

Default value: 0

SRST = 0	Normal operation (default)
SRST = 1	System reset

The SRST bit is used to reset the DSD1793 to the initial system condition. Setting the SRST bit to 1 generates a single reset pulse. System reset works the same as the power-on reset function.

DSD: DSD Interface Mode Control

This bit is available for read and write.

Default value: 0

DSD = 0	DSD interface mode disabled (default)
DSD = 1	DSD interface mode enabled

The DSD bit is used to enable or disable the DSD interface mode.

DFTH: Digital Filter Bypass (or Through Mode) Control

This bit is available for read and write.

Default value: 0

DFTH = 0	Digital filter enabled (default)
DFTH = 1	Digital filter bypassed for either external digital filter or DSD mode

The DFTH bit is used to enable or disable bypass of the internal digital filter. The internal digital filter must be bypassed when using the external digital filter interface.

MONO: Monaural Mode Selection

This bit is available for read and write.

Default value: 0

MONO = 0	Stereo mode (default)
MONO = 1	Monaural mode

The MONO function is used to change the operation mode from the normal stereo mode to the monaural mode. When the monaural mode is selected, both DACs operate in a balanced mode for one channel of audio input data. Channel selection is available for L-channel or R-channel data, determined by the CHSL bit as described immediately following.

CHSL: Channel Selection for Monaural Mode

This bit is available for read and write.

Default value: 0

This bit is available when MONO = 1.

CHSL = 0	L-channel selected (default)
CHSL = 1	R-channel selected

The CHSL bit selects L-channel or R-channel data to be used in monaural mode.



OS[1:0]: Delta-Sigma Oversampling Rate Selection

These bits are available for read and write.

Default value: 00

OS[1:0]	Operation Speed Select
00	64 times f _S (default)
01	Reserved
10	128 times f _S
11	32 times f _S

The OS bits are used to change the oversampling rate of delta-sigma modulation. Use of this function enables the designer to stabilize the conditions at the post low-pass filter for different sampling rates. As an application example, programming to set 128 times in 44.1-kHz operation, 64 times in 96-kHz operation, and 32 times in 192-kHz operation allows the use of only a single type (cutoff frequency) of post low-pass filter. The 128 f_S oversampling rate is not available at sampling rates above 100 kHz. If the 128 f_S oversampling rate is selected, a system clock of more than 256 f_S is required.

In DSD mode, this bit is used to select the speed of the bit clock for DSD data coming into the analog FIR filter.

	B15	B14	B13	B12	B11	B10	В9	B8	B7	B6	B5	B4	B3	B2	B1	В0
Register 21	R/W	0	0	1	0	1	0	1	RSV	RSV	RSV	RSV	RSV	DZ1	DZ0	PCMZ

R/W: Read/Write Mode Select

When $R/\overline{W} = 0$, a write operation is performed.

When $R/\overline{W} = 1$, a read operation is performed.

Default value: 0

DZ[1:0]: DSD Zero Output Enable

Default value: 00

DZ[1:0]	Zero Output Enable
00	Disabled (default)
01	Even pattern detect
1x	96 _H pattern detect

The DZ bits are used to enable or disable the output zero flags, and to select the zero pattern in the DSD mode.

PCMZ: PCM Zero Output Enable

Default value: 1

PCMZ = 0	PCM zero output disabled
PCMZ = 1	PCM zero output enabled (default)

The PCMZ bit is used to enable or disable the output zero flags in the PCM mode.

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 22	R	0	0	1	0	1	1	0	RSV	RSV	RSV	RSV	RSV	RSV	ZFGR	ZFGL

R: Read Mode Select

Value is always 1, specifying the readback mode.



ZFGx: Zero-Detection Flag

Where x = L or R, corresponding to the DAC output channel. These bits are available only for readback.

Default value: 00

ZFGx = 0	Not zero
ZFGx = 1	Zero detected

These bits show zero conditions. Their status is the same as that of the zero flags on ZEROL (pin 23) and ZEROR (pin 22). See *Zero Detect* in the *FUNCTIONAL DESCRIPTIONS* section of this data sheet.

TYPICAL CONNECTION DIAGRAM





Figure 31. Typical Application Circuit for Standard PCM Audio Operation



ANALOG OUTPUTS



NOTE: Example R and C values for f_C = 77 kHz - R_1 , R_2 : 1.8 k Ω , R_3 , R_4 : 3.3 k Ω , R_5 , R_6 : 680 Ω , C_1 : 1800 pF, C_2 , C_3 : 560 pF.

Figure 32. Typical Application for Analog Output Stage

Analog Output Level and LPF

The signal level of the DAC differential-voltage output $\{(V_{OUT}L+)-(V_{OUT}L-), (V_{OUT}R+)-(V_{OUT}R-)\}$ is 3.2 V p-p at 0 dB (full scale). The voltage output of the LPF is given by following equation:

$$V_{OUT} = 3.2 \text{ V p-p} \times (R_f/R_i)$$

Here, R_f is the feedback resistor in the LPF, and $R_3 = R_4$ in a typical application circuit. R_i is the input resistor in the LPF, and $R_1 = R_2$ in a typical application circuit.

Op Amp for LPF

An OPA2134 or 5532 type op amp is recommended for the LPF circuit to obtain the specified audio performance. Dynamic performance such as gain bandwidth, settling time, and slew rate of the op amp largely determines the audio dynamic performance of the LPF section. The input noise specification of the op amp should be considered to obtain a 113-dB S/N ratio.




Analog Gain of Balanced Amplifier

The DAC voltage outputs are followed by balanced amplifier stages, which sum the differential signals for each channel, creating a single-ended voltage output. In addition, the balanced amplifiers provide a third-order low-pass filter function, which band limits the audio output signal. The cutoff frequency and gain are determined by external R and C component values. In this case, the cutoff frequency is 77 kHz with a gain of 1.83. The output voltage for each channel is 5.9 V p-p, or 2.1 V rms.

Application for Monaural-Mode Operation

A single-channel signal from the stereo audio data input is output from both $V_{OUT}L$ and $V_{OUT}R$ as a differential output. The channel to be output is selected by setting the CHSL bit in register 20. The advantage of monaural operation is to provide over 115 dB of dynamic range for high-end audio applications.



NOTE: Example R and C values for fC = 77 kHz, R1–R4: 3.6 k Ω , R5, R6: 3.3 k Ω , R7, R8: 680 Ω , C1: 1800 pF, C2, C3: 560 pF.

Figure 33. Connection Diagram for Monaural Mode Interface



APPLICATION FOR EXTERNAL DIGITAL FILTER INTERFACE




Figure 34. Connection Diagram for External Digital Filter (Internal DF Bypass Mode) Application

Application for Interfacing With an External Digital Filter

For some applications, it may be desirable to use an external digital filter to perform the interpolation function, as it can provide improved stop-band attenuation when compared to the internal digital filter of the DSD1793.

The DSD1793 supports several external digital filters, including:

- Texas Instruments DF1704 and DF1706
- Pacific Microsonics PMD200 HDCD filter/decoder IC
- Programmable digital signal processors

The external digital filter application mode is accessed by programming the following bit in the corresponding control register:

DFTH = 1 (register 20)

The pins used to provide the serial interface for the external digital filter are shown in the connection diagram of Figure 34. The word (WDCK) and bit (BCK) signals must be operated at $8\times$ or $4\times$ the desired sampling frequency, f_S .


System Clock (SCK) and Interface Timing

The DSD1793 in an application using an external digital filter requires the synchronization of WDCK and the system clock. The system clock is phase-free with respect to WDCK. Interface timing among WDCK, BCK, DATAL, and DATAR is shown in Figure 35.



Audio Format

The DSD1793 in the external digital filter interface mode supports right-justified audio formats including 16-bit, 20-bit, and 24-bit audio data, as shown in Figure 36. The audio format is selected by the FMT[2:0] bits of control register 18.



	PARAMETER	MIN	MAX	UNITS
t(BCY)	BCK pulse cycle time	20		ns
t(BCL)	BCK pulse duration, LOW	7		ns
t(BCH)	BCK pulse duration, HIGH	7		ns
t(BL)	BCK rising edge to WDCK falling edge	5		ns
t(LB)	WDCK falling edge to BCK rising edge	5		ns
t(DS)	DATA setup time	5		ns
t(DH)	DATA hold time	5		ns

Figure 35. Audio Interface Timing for External Digital Filter (Internal DF Bypass Mode) Application




Figure 36. Audio Data Input Format for External Digital Filter (Internal DF Bypass Mode) Application



Functions Available in the External Digital Filter Mode

The external digital filter mode allows access to the majority of the DSD1793 mode control functions.

The following table shows the register mapping available when the external digital filter mode is selected, along with descriptions of functions which are modified when using this mode selection.

	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	B5	B4	В3	B2	B1	В0
Register 16	R/W	0	0	1	0	0	0	0	-	-	-	-	_	-	-	_
Register 17	R/W	0	0	1	0	0	0	1	-	-	-	-	_	-	-	_
Register 18	R/W	0	0	1	0	0	1	0	_	FMT2	FMT1	FMT0	ı	ı	-	_
Register 19	R/W	0	0	1	0	0	1	1	REV	-	_	OPE	_	DFMS	-	INZD
Register 20	R/W	0	0	1	0	1	0	0	-	SRST	0	1	MONO	CHSL	OS1	OS0
Register 21	R/W	0	0	1	0	1	0	1	-	-	_	-	-	-	-	PCMZ
Register 22	R	0	0	1	0	1	1	0	-	_	_	_	_	_	ZFGR	ZFGL

NOTE: -: Function is disabled. No operation even if data bit is set

FMT[2:0]: Audio Data Format Selection

These bits are available for read and write.

Default value: 000

FMT[2:0]	Audio Data Format Select
000	16-bit right-justified format (default)
001	20-bit right-justified format
010	24-bit right-justified format
Other	N/A

OS[1:0]: Delta-Sigma Modulator Oversampling Rate Selection

These bits are available for read and write.

Default value: 00

OS[1:0]	Operation Speed Select	
00	8 times WDCK (default)	
01	Reserved	
10	16 times WDCK	
11	4 times WDCK	

The effective oversampling rate is determined by the oversampling performed by both the external digital filter and the delta-sigma modulator. For example, if the external digital filter is $8\times$ oversampling, and the user selects OS[1:0] = 00, then the delta-sigma modulator oversamples by $8\times$, resulting in an effective oversampling rate of $64\times$. The $16\times$ WDCK oversampling rate is not available above a 100-kHz sampling rate. If the oversampling rate selected is $16\times$ WDCK, the system clock frequency must be over $256\ \text{f}_{\text{S}}$.



APPLICATION FOR DSD FORMAT (DSD MODE) INTERFACE




Figure 37. Connection Diagram in DSD Mode

Feature

This mode is used for interfacing directly to a DSD decoder, which is found in Super Audio CD™ (SACD) applications.

The DSD mode is accessed by programming the following bit in the corresponding control register:

DSD = 1 (register 20)

The DSD mode provides a low-pass filtering function. The filtering is provided using an analog FIR filter structure. Four FIR responses are available, and are selected via DMF[1:0] of control register 18.

Pin Assignment When Using the DSD Format Interface

Several pins are redefined for DSD mode operation. These include:

- DSDL (pin 25): DATAL as L-channel DSD data input
- DSDR (pin 24): DATAR as R-channel DSD data input
- DBCK (pin 4): Bit clock (BCK) for DSD data





Figure 38. Normal Data Output Form From DSD Decoder





	PARAMETER	MIN	MAX	UNITS
t(BCY)	DBCK pulse cycle time	85(1)		ns
t(BCH)	DBCK high-level time	30		ns
t(BCL)	DBCK low-level time	30		ns
t(DS)	DSDL, DSDR setup time	10		ns
t(DH)	DSDL, DSDR hold time	10		ns

^{(1) 2.8224} MHz \times 4. (2.8224 MHz = 64 \times 44.1 kHz. This value is specified as a sampling rate of DSD.)

Figure 39. Timing for DSD Audio Interface



ANALOG FIR FILTER PERFORMANCE IN DSD MODE




Figure 42. DSD Filter-2, Low BW


f - Frequency - kHz

Figure 43. DSD Filter-2, High BW

f - Frequency - kHz

(1) This gain is in comparison to PCM 0 dB, when the DSD input signal efficiency is 50%.







GAIN

Figure 44. DSD Filter-3, Low BW

Figure 45. DSD Filter-3, High BW





(2) This gain is in comparison to PCM 0 dB, when the DSD input signal efficiency is 50%.

All specifications at T_A = 25°C, V_{DD} = 3.3 V, V_{CC} = 5 V, DBCK = 11.2896 MHz (44.1 kHz \times 256 f_S), and 50% modulation DSD data input, unless otherwise noted.



DSD MODE CONFIGURATION AND FUNCTION CONTROLS

Configuration for the DSD Interface Mode

DSD = 1 (Register 20)

The following table shows the register mapping available in the DSD mode.

	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	B5	B4	В3	B2	B1	В0
Register 16	R/W	0	0	1	0	0	0	0	_	_	_	-	_	_	-	-
Register 17	R/W	0	0	1	0	0	0	1	-	-	_	-	_	-	-	-
Register 18	R/W	0	0	1	0	0	1	0	-	-	-	-	DMF1	DMF0	-	-
Register 19	R/W	0	0	1	0	0	1	1	REV	-	-	OPE	-	-	-	-
Register 20	R/W	0	0	1	0	1	0	0	-	SRST	1	-	MONO	CHSL	OS1	OS0
Register 21	R/W	0	0	1	0	1	0	1	-	-	-	-	_	DZ1	DZ0	-
Register 22	R	0	0	1	0	1	1	0	_	_	_	_	_	_	ZFGR	ZFGL

NOTE: -: Function is disabled. No operation even if data bit is set

DMF[1:0]: Analog FIR Performance Selection

Default value: 00

DMF[1:0]	Analog FIR Performance Select
00	FIR-1 (default)
01	FIR-2
10	FIR-3
11	FIR-4

Plots for the four analog FIR filter responses are shown in the ANALOG FIR FILTER PERFORMANCE IN DSD MODE section of this data sheet.

OS[1:0]: Analog-FIR Operation Speed Selection

Default value: 00

OS[1:0]	Operation Speed Select	
00	f _{SCKI} (default)	
01	f _{SCKI} /2	
10	Reserved	
11	fscki/4	

The OS bits in the DSD mode are used to select the operating rate of the analog FIR. The OS bits must be set before setting the DSD bit to 1.

Requirements for System Clock

The bit clock (DBCK) for DSD mode is required at pin 4 of the DSD1793. The frequency of the bit clock can be N times the sampling frequency. Generally, N is 64 in DSD applications.

The interface timing between the bit clock and DSDL, DSDR is required to meet the setup and hold time specifications shown in Figure 39.



THEORY OF OPERATION




Figure 48. Advanced Segment DAC With I/V Converter

The DSD1793 uses TI's advanced segment DAC architecture to achieve excellent dynamic performance and improved tolerance to clock jitter. The DSD1793 provides balanced voltage outputs.

Digital input data via the digital filter is separated into 6 upper bits and 18 lower bits. The 6 upper bits are converted to inverted complementary offset binary (ICOB) code. The lower 18 bits, in association with the MSB, are processed by a five-level third-order delta-sigma modulator operated at 64 f_S by default. The 1 level of the modulator is equivalent to the 1 LSB of the ICOB code converter. The data groups processed in the ICOB converter and third-order delta-sigma modulator are summed together to an up to 64-level digital code, and then processed by data-weighted averaging (DWA) to reduce the noise produced by element mismatch. The data of up to 64 levels from the DWA is converted to an analog output in the differential-current segment section.

This architecture overcomes the various drawbacks of conventional multibit processing and also achieves excellent dynamic performance.

CONSIDERATIONS FOR APPLICATION CIRCUITS

PCB Layout Guidelines

A typical PCB floor plan for the DSD1793 is shown in Figure 49. A ground plane is recommended, with the analog and digital sections being isolated from one another using a split or cut in the circuit board. The DSD1793 should be oriented with the digital I/O pins facing the ground plane split/cut to allow for short, direct connections to the digital audio interface and control signals originating from the digital section of the board. Separate power supplies are recommended for the digital and analog sections of the board. This prevents the switching noise present on the digital supply from contaminating the analog power supply and degrading the dynamic performance of the D/A converters. In cases where a common 5-V supply must be used for the analog and digital sections, an inductance (RF choke, ferrite bead) should be placed between the analog and digital 5-V supply connections to avoid coupling of the digital switching noise into the analog circuitry. Figure 50 shows the recommended approach for single-supply applications.






Figure 49. Recommended PCB Layout




Figure 50. Single-Supply PCB Layout

Bypass and Decoupling Capacitor Requirements

Various sized decoupling capacitors can be used, with no special tolerances being required. All capacitors should be located as close as possible to the appropriate pins of the DSD1793 to reduce noise pickup from surrounding circuitry. Aluminum electrolytic capacitors that are designed for hi-fi audio applications are recommended for larger values, while metal film or monolithic ceramic capacitors are used for smaller values.





Post-LPF Design

By proper choice of the op amp and resistors used in the post-LPF circuit, excellent performance of the DSD1793 should be achieved. To obtain 0.001% THD+N and 113 dB signal-to-noise-ratio audio performance, the THD+N and input noise performance of the op amp should be considered. This is because the input noise of the op amp contributes directly to the output noise level of the application. The V_{OUT} pin of the DSD1793 and the input resistor of the post-LPF circuit should be connected as closely as possible.

Out-of-band noise level and attenuated sampling spectrum level are much lower than for typical delta-sigma type DACs due to the combination of a high-performance digital filter and advanced segment DAC architecture. The use of a second-order or third-order post-LPF is recommended for the post-LPF of the DSD1793. The cutoff frequency of the post-LPF depends on the application. For example, there are many sampling-rate operations such as $f_S = 44.1$ kHz on CDDA, $f_S = 96$ kHz on DVD-M, $f_S = 192$ kHz on DVD-A, $f_S = 64$ $f_S = 64$ on DSD (SACD).




MECHANICAL DATA

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN




- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - D. Falls within JEDEC MO-150

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated