

Burr-Brown Products from Texas Instruments



DSD1791

SLES072 - MARCH 2003

# 24-BIT, 192-kHz SAMPLING, ADVANCED SEGMENT, AUDIO STEREO DIGITAL-TO-ANALOG CONVERTER

## FEATURES

- Supports both DSD and PCM Formats
- 24-Bit Resolution
- Analog Performance (V<sub>CC</sub> = 5 V):
  - Dynamic Range: 113 dB, Typical
  - SNR: 113 dB, Typical
  - THD+N: 0.001%, Typical
  - Full-Scale Output: 2.1 V RMS (at Postamp)
- Differential Voltage Output: 3.2 Vp-p
- 8× Oversampling Digital Filter:
  - Stop-Band Attenuation: -82 dB
  - Pass-Band Ripple: ±0.002 dB
- Sampling Frequency: 10 kHz to 200 kHz
- System Clock: 128, 192, 256, 384, 512, or 768 f<sub>S</sub> With Autodetect
- Accepts 16-, 20-, and 24-Bit PCM Audio Data
- PCM Data Formats: Standard, I<sup>2</sup>S, and Left-Justified
- DSD Format Interface Available
- Optional Interface to External Digital Filter or DSP Available
- TDMCA Interface Available
- User-Programmable Mode Controls:
  - Digital Attenuation: 0 dB to –120 dB, 0.5 dB/Step
  - Digital De-Emphasis
  - Digital Filter Rolloff: Sharp or Slow
  - Soft Mute/PCM Format
  - Zero Detect Mute/PCM Format
  - Zero Flag for Each Output/PCM and DSD Formats

- Dual Supply Operation:
  5-V Analog, 3.3-V Digital
- 5-V Tolerant Digital Inputs
- Small 28-Lead SSOP Package

## APPLICATIONS

- A/V Receivers
- SACD Players
- DVD Players
- HDTV Receivers
- Car Audio Systems
- Digital Multitrack Recorders
- Other Applications Requiring 24-Bit Audio

## DESCRIPTION

The DSD1791 is a monolithic CMOS integrated circuit that includes stereo digital-to-analog converters and support circuitry in a small 28-lead SSOP package. The data converters use TI's advanced segment DAC architecture to achieve excellent dynamic performance and improved tolerance to clock jitter. The DSD1791 provides balanced voltage outputs, allowing the user to optimize analog performance externally. The DSD1791 accepts PCM and DSD audio data formats, providing easy interfacing to audio DSP and decoder chips. The DSD1791 also accepts interface to external digital filter devices (DF1704, DF1706, PMD200). Sampling rates up to 200 kHz are supported. A full set of user-programmable functions is accessible through a three-wire serial control port. The DSD1791 also supports the time-division-multiplexed command and audio (TDMCA) data format.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

## **ORDERING INFORMATION**

PRODUCT	PACKAGE	PACKAGE CODE	OPERATION TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA	
D0D4704DD				D0D4704	DSD1791DB	Tube	
DSD1791DB	28-lead SSOP	28DB	–25°C to 85°C	DSD1791	DSD1791DBR	Tape and reel	

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted (1)

		DSD1791		
Ground voltage differe Digital input voltage Analog input voltage Input current (any pin	VCCF, VCCL, VCCC, VCCR	6.5 V		
Supply voltage	V <sub>DD</sub>	4 V		
Supply voltage differe	nces: VCCF, VCCL, VCCC, and VCCR	±0.1 V		
Ground voltage different	ences: AGNDF, AGNDL, AGNDC, AGNDR and DGND	±0.1 V		
Digital input valtage	PLRCK, PDATA, PBCK, DSDL, DSDR, DBCK, MS <sup>(2)</sup> , MDI <sup>(2)</sup> , MC, SCK, RST	-0.3 V to 6.5 V		
Digital liput voltage	ZEROL, ZEROR, MS <sup>(3)</sup> , MDI <sup>(3)</sup>	-0.3 V to (V <sub>DD</sub> + 0.3 V)		
Analog input voltage		–0.3 V to (V <sub>CC</sub> + 0.3 V)		
Input current (any pin	s except supplies)	±10 mA		
Ambient temperature	underbias	-40°C to 125°C		
Storagetemperature		–55°C to 150°C		
Junctiontemperature		150°C		
Lead temperature (so	ldering)	260°C, 5 s		
Package temperature	e (IR reflow, peak)	260°C		

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input mode

(3) Output mode

## **ELECTRICAL CHARACTERISTICS**

all specifications at T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, V<sub>DD</sub> = 3.3 V, f<sub>S</sub> = 44.1 kHz, system clock = 256 f<sub>S</sub>, and 24-bit data, unless otherwise noted

			DSD1791DB				
	PARAMETER	TEST CONDITION:	IS MIN TYP MAX UNIT				
RES	OLUTION		24 Bits				
DAT	A FORMAT (PCM Mode)						
	Audio data interface format	Standard, I <sup>2</sup> S, left justified					
	Audio data bit length	16-, 20-, 24-bit selectable					
	Audio data format		MSB first, 2s complement				
fS	Samplingfrequency		10 200 kHz				
	System clock frequency		128, 192, 256, 384, 512, 768 fs				
DAT	A FORMAT (DSD Mode)						
	Audio data interface format		DSD (direct stream digital)				
	Audio data bit length		1 Bit				
fS	Samplingfrequency	f <sub>S</sub> = 44.1 kHz	2.8224 MHz				
	System clock frequency	2.8224 11.2896					

**ELECTRICAL CHARACTERISTICS (Continued)** all specifications at  $T_A = 25^{\circ}$ C,  $V_{CC} = 5$  V,  $V_{DD} = 3.3$  V,  $f_S = 44.1$  kHz, system clock = 256  $f_S$ , and 24-bit data, unless otherwise noted

		D	SD1791DE	3						
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT					
DIGITAL INPUT/OUTPUT										
Logic family		TT	Lcompatib	npatible						
VIH										
VIL Input logic level				0.8	VDC					
	$V_{IN} = V_{DD}$			10						
IIL Input logic current	V <sub>IN</sub> = 0 V			-10	μΑ					
	$I_{OH} = -2 \text{ mA}$	2.4								
VOL Output logic level	I <sub>OL</sub> = 2 mA			0.4	VDC					
DYNAMIC PERFORMANCE (PCM MODE) <sup>(1)</sup>										
	f <sub>S</sub> = 44.1 kHz		0.001%	0.002%						
THD+N at V <sub>OUT</sub> = 0 dB	fg = 96 kHz		0.0015%							
	f <sub>S</sub> = 192 kHz		0.003%							
	EIAJ, A-weighted, f <sub>S</sub> = 44.1 kHz 110 113									
Dynamic range	EIAJ, A-weighted, f <sub>S</sub> = 96 kHz		113		dB					
	EIAJ, A-weighted, fg = 192 kHz		113							
	EIAJ, A-weighted, fg = 44.1 kHz	110	113							
Signal-to-noiseratio	EIAJ, A-weighted, fg = 96 kHz		113		dB					
	EIAJ, A-weighted, f <sub>S</sub> = 192 kHz		113							
	f <sub>S</sub> = 44.1 kHz	106	110							
Channelseparation	f <sub>S</sub> = 96 kHz		110		dB					
	f <sub>S</sub> = 192 kHz									
Level linearity error	V <sub>OUT</sub> = -120 dB		±1		dB					
DYNAMIC PERFORMANCE (DSD MODE) (1) (2	2)	•								
THD+N at V <sub>OUT</sub> = 0 dB	2.1 V rms		0.001%							
Dynamic range	-60 dB, EIAJ, A-weighted		113		dB					
Signal-to-noiseratio	EIAJ, A-weighted		113		dB					
ANALOG OUTPUT	·	·								
Gain error		-8	±3	8	% of FS					
Gain mismatch, channel-to-channel		-3	±0.5	3	% of FS					
Bipolar zero error	At BPZ	-2	±0.5	2	% of FS					
Differential output voltage (3)	Full scale (0 dB)		3.2		V p-p					
Bipolar zero voltage (3)	At BPZ		1.4		V					
Load impedance (3)	$R_1 = R_2$	1.7			kΩ					

(1) Dynamic performance and dc accuracy are specified at the output of the postamplifier as shown in Figure 33. Analog performance specifications are measured using the System Two™ Cascade audio measurement system by Audio Precision™ in the averaging mode. For all sampling-frequencyoperations, measurement bandwidth is limited with a 20-kHz AES17 filter.

(2) Analog performance in the DSD mode is specified as the DSD modulation index of 100%.

(3) These parameters are defined at the DSD1791 output pins. Load impedances, R1 and R2, are input resistors of the postamplifier. They are defined as dc loads.

Audio Precision and System Two are trademarks of Audio Precision, Inc. Other trademarks are the property of their respective owners.



**ELECTRICAL CHARACTERISTICS (Continued)** all specifications at  $T_A = 25^{\circ}$ C,  $V_{CC} = 5$  V,  $V_{DD} = 3.3$  V,  $f_S = 44.1$  kHz, system clock = 256  $f_S$ , and 24-bit data, unless otherwise noted

		TERT CONDITIONS	D	DSD1791DB				
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT		
DIGITAL FILTE	R PERFORMANCE	<u>.</u>						
De-emp	hasiserror				±0.1	dB		
FILTER CHAR	ACTERISTICS-1: SHARP ROLL	OFF						
		±0.002 dB			0.454 f <sub>S</sub>			
Pass ba	ind	-3 dB			0.49 f <sub>S</sub>			
Stop ba	nd		0.546 fs					
Pass-ba	and ripple				±0.002	dB		
		Stop band = $0.546 \text{ f}_{\text{S}}$	-75			5		
Stop-ba	ndattenuation	Stop band = $0.567 \text{ fs}$	-82			dB		
Delay tir	me			29/f <sub>S</sub>		s		
FILTER CHAR	ACTERISTICS-2: SLOW ROLLO	)FF						
		±0.04 dB			0.274 f <sub>S</sub>			
Pass ba	ind	-3 dB			0.454 fS			
Stop ba	nd		0.732 f <sub>S</sub>					
Pass-ba	and ripple				±0.002	dB		
Stop-ba	ndattenuation	Stop band = $0.732 \text{ f}_{\text{S}}$	-82			dB		
Delay tir	me			29/fs		S		
POWER SUPP	LY REQUIREMENTS							
DD			3	3.3	3.6	VDC		
Voltage	range		4.5	5	5.5	VDC		
		f <sub>S</sub> = 44.1 kHz		6.5	8			
DD Supply	current (1)	$f_{S} = 96 \text{ kHz}$		13		mA		
		f <sub>S</sub> = 192 kHz		28				
		f <sub>S</sub> = 44.1 kHz		14	16			
CC Supply	current (1)	f <sub>S</sub> = 96 kHz		15		mA		
		f <sub>S</sub> = 192 kHz		16				
		f <sub>S</sub> = 44.1 kHz		90	110			
Powerd	lissipation (1)	f <sub>S</sub> = 96 kHz	f <sub>S</sub> = 96 kHz 120					
		f <sub>S</sub> = 192 kHz		170				
TEMPERATUR	ERANGE	· · · · ·	•					
Operatio	ontemperature		-25		85	°C		
JA Therma	Iresistance	28-pin SSOP		100		°C/W		

(1) Input is BPZ data.

# DSD1791






**Texas** 

INSTRUMENTS www.ti.com

÷.






## **Terminal Functions**

TERM	INAL		DECODIDIONO							
NAME	PIN	I/O	DESCRIPTIONS							
AGNDC	16	-	Analog ground (internal bias and current DAC)							
AGNDF	9	-	Analog ground (DACFF)							
AGNDL	19	-	Analog ground (L-channel I/V)							
AGNDR	11	-	Analog ground (R-channel I/V)							
DBCK	4	I	Bit clock input for DSD mode. Connected to ground in PCM mode (1)							
DGND	8	-	Digital ground							
DSDL	25	I	L-channel data input for DSD mode and external DF mode (1)							
DSDR	24	I	R-channel data input for DSD mode and external DF mode (1)							
MC	27	I	Mode control clock input <sup>(1)</sup>							
MDI	26	I/O	Mode control data input <sup>(2)</sup>							
MS	28	I/O	Mode control chip select (2)							
PBCK	2	I	Bit clock input for PCM mode. Connected to GND for DSD mode (1)							
PDATA	3	I	Serial audio data input for PCM mode (1)							
PLRCK	1	I	Left and right clock ( $f_S$ ) input for PCM-format operation. WDCK clock input in external DF mode. Connected to ground in DSD mode (1)							
RST	6	I	Reset (1)							
SCK	5	I	System clock input <sup>(1)</sup>							
VCCC	15	T –	Analog power supply (internal bias and current DAC), 5 V							
V <sub>CC</sub> F	21	-	Analog power supply (DACFF), 5 V							
V <sub>CC</sub> L	20	-	Analog power supply (L-channel I/V), 5 V							
V <sub>CC</sub> R	10	-	Analog power supply (R-channel I/V), 5 V							
VCOM	14	-	Internal bias decoupling pin							
V <sub>DD</sub>	7	-	Digital power supply, 3.3 V							
VOUTL+	17	0	L-channel analog voltage output +							
Vout-	18	0	L-channel analog voltage output -							
VOUTR+	13	0	R-channel analog voltage output +							
VOUTR-	12	0	R-channel analog voltage output –							
ZEROL	23	0	Zero flag for L-channel							
ZEROR	22	0	Zero flag for R-channel							

Schmitt-trigger input, 5-V tolerant
Schmitt-trigger input and output, 5-V tolerant

## FUNCTIONAL BLOCK DIAGRAM







## **TYPICAL PERFORMANCE CURVES**

## DIGITAL FILTER


## Digital Filter Response (De-Emphasis Off, f<sub>S</sub> = 44.1 kHz)
















Figure 4. Transition Characteristics, Slow Rolloff


TEXAS NSTRUMENTS www.ti.com





**(AS** 

TRUMENTS www.ti.com



## **De-Emphasis Error (Continued)**





Figure 9

Figure 10




## ANALOG DYNAMIC PERFORMANCE

### **Supply Voltage Characteristics**





#### **Temperature Characteristics**



#### NOTE: All specifications at $T_A = 25^{\circ}C$ , $V_{DD} = 3.3$ V, $V_{CC} = 5$ V.

## **Temperature Characteristics (Continued)**




Figure 19. –60-dB Output Spectrum, BW = 20 kHz Figure 20. –60-dB Output Spectrum, BW = 100 kHz





Figure 21. THD+N vs Input Level, PCM Mode

NOTE: All specifications at  $T_A = 25^{\circ}$ C,  $V_{DD} = 3.3$  V,  $V_{CC} = 5$  V, SCK = 256 f<sub>S</sub> (f<sub>S</sub> = 44.1 kHz), and 24-bit input data.



## **Temperature Characteristics (Continued)**








Figure 23. THD+N vs Input Level, DSD Mode, FIR-2

NOTE: All specifications at TA = 25°C, VDD = 3.3 V, VCC = 5 V.

# SYSTEM CLOCK AND RESET FUNCTIONS

## System Clock Input


The DSD1791 requires a system clock for operating the digital interpolation filters and advanced segment DAC modulators. The system clock is applied at the SCK input (pin 5). The DSD1791 has a system clock detection circuit that automatically senses if the system clock is operating between 128  $f_S$  and 768  $f_S$ . Table 1 shows examples of system clock frequencies for common audio sampling rates. If the oversampling rate of the delta-sigma modulator is selected as 128  $f_S$ , the system clock frequency must be above 256  $f_S$ .

Figure 24 shows the timing requirements for the system clock input. For optimal performance, it is important to use a clock source with low phase jitter and noise. One of the Texas Instruments PLL1700 family of multiclock generators is an excellent choice for providing the DSD1791 system clock.

	SYSTEM CLOCK FREQUENCY (F <sub>SCLK</sub> ) (MHz)											
SAMPLING FREQUENCY	128 fS	192 f <sub>S</sub>	256 fS	384 fS	512 fs	768 fs						
32 kHz	4.096	6.144	8.192	12.288	16.384	24.576						
44.1 kHz	5.6488	8.4672	11.2896	16.9344	22.5792	33.8688						
48 kHz	6.144	9.216	12.288	18.432	24.576	36.864						
96 kHz	12.288	18.432	24.576	36.864	49.152	73.728						
192 kHz	24.576	36.864	49.152	73.728	(1)	(1)						

Table 1. System Clock Rates for Common Audio Sampling Frequencies

(1) This system clock rate is not supported for the given sampling frequency.



#### Figure 24. System Clock Input Timing

## **Power-On and External Reset Functions**

The DSD1791 includes a power-on reset function. Figure 25 shows the operation of this function. With  $V_{DD} > 2 V$ , the power-on reset function is enabled. The initialization sequence requires 1024 system clocks from the time  $V_{DD} > 2 V$ . After the initialization period, the DSD1791 is set to its default reset state, as described in the *MODE CONTROL REGISTERS* section of this data sheet.

The DSD1791 also includes an external reset capability using the RST input (pin 6). This allows an external controller or master reset circuit to force the DSD1791 to initialize to its default reset state.

Figure 26 shows the external reset operation and timing. The  $\overrightarrow{RST}$  pin is set to logic 0 for a minimum of 20 ns. The  $\overrightarrow{RST}$  pin is then set to a logic 1 state, thus starting the initialization sequence, which requires 1024 system clock periods. The external reset is especially useful in applications where there is a delay between the DSD1791 power up and system clock activation.

# DSD1791



#### SLES072 - MARCH 2003




Figure 26. External Reset Timing

## **AUDIO DATA INTERFACE**

## Audio Serial Interface


The audio interface port is a 3-wire serial port. It includes PLRCK (pin 1), PBCK (pin 2), and PDATA (pin 3). PBCK is the serial audio bit clock, and it is used to clock the serial data present on PDATA into the serial shift register of the audio interface. Serial data is clocked into the DSD1791 on the rising edge of PBCK. PLRCK is the serial audio left/right word clock.

The DSD1791 requires the synchronization of PLRCK and the system clock, but does not need a specific phase relationship between PLRCK and the system clock.


If the relationship between PLRCK and system clock changes more than  $\pm 6$  PBCK, internal operation is initialized within 1/f<sub>S</sub> and analog outputs are forced to the bipolar zero level until resynchronization between PLRCK and the system clock is completed.

## **PCM Audio Data Formats and Timing**


The DSD1791 supports industry-standard audio data formats, including standard right-justified, I<sup>2</sup>S, and left-justified. The data formats are shown in Figure 28. Data formats are selected using the format bits, FMT[2:0], in control register 18. The default data format is 24-bit I<sup>2</sup>S. All formats require binary 2s complement, MSB-first audio data. Figure 27 shows a detailed timing diagram for the serial audio interface.








### (2) Left Justified Data Format; L-Channel = HIGH, R-Channel = LOW



## (3) I<sup>2</sup>S Data Format; L-Channel = LOW, R-Channel = HIGH



## **External Digital Filter Interface and Timing**

The DSD1791 supports an external digital filter interface with a 3- or 4-wire synchronous serial port, which allows the use of an external digital filter. External filters include the Texas Instruments DF1704 and DF1706, the Pacific Microsonics PMD200, or a programmable digital signal processor.

In the external DF mode, PLRCK (pin 1), PBCK (pin 2), and PDATA (pin 3) are defined as WDCK, the word clock; BCK, the bit clock; and DATA, the monaural data. The external digital filter interface is selected by using the DFTH bit of control register 20, which functions to bypass the internal digital filter of the DSD1791.

When the DFMS bit of control register 18 is set, the DSD1791 can process stereo data. In this case, DSDL (pin 25) and DSDR (pin 24) are defined as L-channel data and R-channel data, respectively.

Detailed information for the external digital filter interface mode is provided in the APPLICATION FOR EXTERNAL DIGITAL FILTER INTERFACE section of this data sheet.

## Direct Stream Digital (DSD) Format Interface and Timing

The DSD1791 supports the DSD-format interface operation, which includes out-of-band noise filtering using an internal analog FIR filter. The DSD-format interface is a 3-wire serial port, consisting of DBCK (pin 4), DSDL (pin 25), and DSDR (pin 24). DBCK is the serial bit clock, DSDL and DSDR are the L-chaqnnel and R-channel DSD data inputs, respectively. They are clocked onto the DSD1791 on the rising edge of DBCK. PLRCK (pin 1) and PBCK (pin 2) should be connected to ground in the DSD mode. The DSD-format interface is activated by setting the DSD bit of control register 20.

Detailed information for the DSD mode is provided in the *APPLICATION FOR DSD-FORMAT (DSD MODE) INTERFACE* section of this data sheet.

## **TDMCA** Interface

The DSD1791 supports the time-division-multiplexed command and audio (TDMCA) data format to enable control of and communication with a number of external devices over a single serial interface.

Detailed information for the TDMCA format is provided in the TDMCA Format section of this data sheet.

## FUNCTIONAL DESCRIPTIONS

## Zero Detect

The DSD1791 has a zero-detect function. When the DSD1791 detects the zero conditions as shown in Table 2, the DSD1791 sets ZEROL (pin 1) and ZEROR (pin 2) to HIGH.

MO	DE	DETECTING CONDITION AND TIME					
PCM		DATA is continuously LOW for 1024 LRCKs.					
External DF mode		DATA is continuously LOW for $8 \times 1024$ WDCKs.					
DSD	DZ0	There are an equal number of 1s and 0s in every 8 bits of DSD input data for 23 ms.					
	DZ1	The input data is 1001 0110 continuously for 23 ms.					

Table 2. Zero Conditions

#### Serial Control Interface (SPI)

The serial control interface is a 3-wire synchronous serial port which operates asynchronously to the serial audio interface and the system clock (SCK). The serial control interface is used to program and read the on-chip mode registers. The control interface includes MDI (pin 26), MC (pin 27), and  $\overline{MS}$  (pin 28). MDI is the serial data input, used to program the mode registers; MC is the bit clock, used to shift data in and out of the control port, and  $\overline{MS}$  is the mode control used to enable the internal-mode register access.


The serial interface can also read the mode registers to set the MDOE of control register 19 to 1. In that case, ZEROL (pin 23) is defined as the serial data output pin, and ZEROR (pin 22) is the logical AND of the L-channel and R-channel zero conditions.



#### **Register Read/Write Operation**

All read/write operations for the serial control port use 16-bit data words. Figure 29 shows the control data word format. The most significant bit is the read/write (R/W) bit. For write operations, the R/W bit must be set to 0. For read operations, the R/W bit must be set to 1. There are seven bits, labeled IDX[6:0], that hold the register index (or address) for the read and write operations. The least significant eight bits, D[7:0], contain the data to be written to, or the data that was read from, the register specified by IDX[6:0].

Figure 30 shows the functional timing diagram for writing or reading the serial control port. MS is held at a logic 1 state until a register needs to be written or read. To start the register write or read cycle, MS is set to logic 0. Sixteen clocks are then provided on MC, corresponding to the 16 bits of the control data word on MDI and readback data on ZEROL. After the eighth clock cycle has completed, the data from the indexed-mode control register appears on ZEROL during the read operation. After the sixteenth clock cycle has completed, the data is latched into the indexed-mode control register during the write operation. To write or read subsequent data, MS must be set to 1 once.



NOTE: B14-B8 are used for register address. B7-B0 are used for register DATA.

Figure 30. Serial Control Format




Figure 31. Control Interface Timing

## **MODE CONTROL REGISTERS**

#### **User-Programmable Mode Controls**

The DSD1791 includes a number of user-programmable functions which are accessed via mode control registers. The registers are programmed using the serial control interface, which was previously discussed in this data sheet. Table 3 lists the available mode-control functions, along with their default reset conditions and associated register index.



## Table 3. User-Programmable Function Controls

FUNCTION	DEFAULT	REGISTER	BIT	РСМ	DSD	DF BYPASS
Digital attenuation control 0 dB to –120 dB and mute, 0.5 dB/step	0 dB	Register 16 Register 17	ATL[7:0] (for L-ch) ATR[7:0] (for R-ch)	yes		
Attenuation load control Disabled, enabled	Attenuationdisabled	Register 18	ATLD	yes		
Input audio data format selection 16-, 20-, 24-bit standard (right-justified) format 24-bit MSB-first left-justified format 16-/24-bit I <sup>2</sup> S format	24-bit I <sup>2</sup> S format	Register 18	FMT[2:0]	yes		yes
Sampling rate selection for de-emphasis Disabled, 44.1 kHz, 48 kHz, 32 kHz	De-emphasisdisabled	Register 18	DMF[1:0]	yes	yes(1)	
De-emphasis control Disabled, enabled	De-emphasis disabled	Register 18	DME	yes		
Soft mute control Mute disabled, enabled	Mutedisabled	Register 18	MUTE	yes		
Output phase reversal Normal, reverse	Normal	Register 19	REV	yes	yes	yes
Attenuation speed selection ×1 f <sub>S</sub> , ×(1/2)f <sub>S</sub> , ×(1/4)f <sub>S</sub> , ×(1/8)f <sub>S</sub>	×1 fs	Register 19	ATS[1:0]	yes		
DAC operation control Enabled, disabled	DAC operation enabled	Register 19	OPE	yes	yes	yes
MDO output enable Enabled, disabled	Disabled	Disabled Register 19 MDOE				
Stereo DF bypass mode select Monaural, stereo	Monaural	Register 19	DFMS			yes
Digital filter rolloff selection Sharp rolloff, slow rolloff	Sharp rolloff	Register 19	FLT	yes		
Infinite zero mute control Disabled, enabled	Disabled	Register 19	INZD	yes		yes
System reset control Reset operation, normal operation	Normaloperation	Register 20	SRST	yes	yes	yes
DSD interface mode control DSD enabled, disabled	Disabled	Register 20	DSD		yes	
Digital-filter bypass control DF enabled, DF bypassed	DF enabled	Register 20	DFTH			yes
Monaural mode selection Stereo, monaural	Stereo	Register 20	MONO	yes	yes	yes
Channel selection for monaural mode data L-channel, R-channel	L-channel	Register 20	CHSL	yes	yes	yes
$\begin{array}{l} \mbox{Delta-sigma oversampling rate selection} \\ \times 64  f_S, \times 128  f_S, \times 32  f_S \end{array}$	×64 fS	Register 20	OS[1:0]	yes	yes(2)	yes
PCM zero output enable Enabled, disabled	Enabled	Register 21	PCMZ	yes		yes
DSD zero output enable Enabled, disabled	Disabled	Register 21	DZ[1:0]		yes	
Function Available Only for Read	·	·	·		·	
Zero detection flag Not zero, zero detected	Not zero = 0 Zero detected = 1	Register 22	ZFGL (for L-ch) ZFGR (for R-ch)	yes	yes	yes
Device ID (at TDMCA)	-	Register 23	ID[4:0]	yes	yes	

(1) When in DSD mode, DMF[0:1] is defined as DSD filter (analog FIR) performance selection.
(2) When in DSD mode, OS[0:1] is defined as DSD filter (analog FIR) operation rate selection.



## **Register Map**

The mode control register map is shown in Table 4. Each register includes an address and control data.

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 16	R/W	0	0	1	0	0	0	0	ATL7	ATL6	ATL5	ATL4	ATL3	ATL2	ATL1	ATL0
Register 17	R/W	0	0	1	0	0	0	1	ATR7	ATR6	ATR5	ATR4	ATR3	ATR2	ATR1	ATR0
Register 18	R/W	0	0	1	0	0	1	0	ATLD	FMT2	FMT1	FMT0	DMF1	DMF0	DME	MUTE
Register 19	R/W	0	0	1	0	0	1	1	REV	ATS1	ATS0	OPE	MDOE	DFMS	FLT	INZD
Register 20	R/W	0	0	1	0	1	0	0	RSV	SRST	DSD	DFTH	MONO	CHSL	OS1	OS0
Register 21	R/W	0	0	1	0	1	0	1	RSV	RSV	RSV	RSV	RSV	DZ1	DZ0	PCMZ
Register 22	R	0	0	1	0	1	1	0	RSV	RSV	RSV	RSV	RSV	RSV	ZFGR	ZFGL
Register 23	R	0	0	1	0	1	1	1	RSV	RSV	RSV	ID4	ID3	ID2	ID1	ID0

## Table 4. Mode Control Register Map

### **Register Definitions**

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 16	R/W	0	0	1	0	0	0	0	ATL7	ATL6	ATL5	ATL4	ATL3	ATL2	ATL1	ATL0
Register 17	R/W	0	0	1	0	0	0	1	ATR7	ATR6	ATR5	ATR4	ATR3	ATR2	ATR1	ATR0

### R/W: Read/Write Mode Select

When  $R/\overline{W} = 0$ , a write operaton is performed.

When  $R/\overline{W} = 1$ , a read operaton is performed.

Default value: 0

#### ATx[7:0]: Digital Attenuation Level Setting

Default value: 1111 1111b

Each DAC output has a digital attenuator associated with it. The attenuator can be set from 0 dB to -120 dB, in 0.5-dB steps. Alternatively, the attenuator can be set to infinite attenuation (or mute).

The attenuation data for each channel can be set individually. However, the data load control (the ATLD bit of control register 18) is common to both attenuators. ATLD must be set to 1 in order to change an attenuator setting. The attenuation level can be set using the following formula:

Attenuation level (dB) = 0.5 dB • (ATx[7:0]<sub>DEC</sub> - 255)

where ATx[7:0]<sub>DEC</sub> = 0 through 255

For  $ATx[7:0]_{DEC} = 0$  through 14, the attenuator is set to infinite attenuation. The following table shows attenuation levels for various settings:

ATx[7:0]	Decimal Value	Attenuation Level Setting
1111 1111b	255	0 dB, no attenuation (default)
1111 1110b	254	–0.5 dB
1111 1101b	253	–1.0 dB
:	:	:
0001 0000b	16	–119.5 dB
0000 1111b	15	–120.0 dB
0000 1110b	14	Mute
:	:	:
0000 0000b	0	Mute

# DSD1791

#### SLES072 - MARCH 2003



	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	В5	B4	B3	B2	B1	B0	
Register 18	R/W	0	0	1	0	0	1	0	ATLD	FMT2	FMT1	FMT0	DMF1	DMF0	DME	MUTE	

#### R/W: Read/Write Mode Select

When  $R/\overline{W} = 0$ , a write operaton is performed.

When  $R/\overline{W} = 1$ , a read operaton is performed.

Default value: 0

#### **ATLD: Attenuation Load Control**

Default value: 0

ATLD = 0	Attenuation control disabled (default)
ATLD = 1	Attenuation control enabled

The ATLD bit is used to enable loading of the attenuation data contained in registers 16 and 17. When ATLD = 0, the attenuation settings remain at the previously programmed levels, ignoring new data loaded into registers 16 and 17. When ATLD = 1, attenuation data written to registers 16 and 17 is loaded normally.

#### FMT[2:0]: Audio Interface Data Format

Default value: 101

FMT[2:0]	Audio Data Format Selection
000	16-bit standard format, right-justified data
001	20-bit standard format, right-justified data
010	24-bit standard format, right-justified data
011	24-bit MSB-first, left-justified format data
100	16-bit I <sup>2</sup> S format data
101	24-bit I <sup>2</sup> S format data (default)
110	Reserved
111	Reserved

The FMT[2:0] bits are used to select the data format for the serial audio interface.

For the external digital filter interface mode (DFTH mode), this register is operated as shown in the APPLICATION FOR EXTERNAL DIGITAL FILTER INTERFACE section of this data sheet.

#### DMF[1:0]: Sampling Frequency Selection for the De-Emphasis Function

Default value: 00

DMF[1:0]	De-Emphasis Sampling Frequency Selection
00	Disabled (default)
01	48 kHz
10	44.1 kHz
11	32 kHz

The DMF[1:0] bits are used to select the sampling frequency used by the digital de-emphasis function when it is enabled by setting the DME bit. The de-emphasis curves are shown in the *TYPICAL PERFORMANCE CURVES* section of this data sheet.

For the DSD mode, analog FIR filter performance can be selected using this register. Filter response plots are shown in the ANALOG FIR FILTER PERFORMANCE IN DSD MODE section of this data sheet. A register map is shown in the Configuration for the DSD Interface Mode section of this data sheet.

#### DME: Digital De-Emphasis Control

Default value: 0

DME = 0	De-emphasis disabled (default)
DME = 1	De-emphasis enabled

The DME bit is used to enable or disable the de-emphasis function for both channels.

#### MUTE: Soft Mute Control

Default value: 0

MUTE = 0	MUTE disabled (default)
MUTE = 1	MUTE enabled

The MUTE bit is used to enable or disable the soft mute function for both channels.

Soft mute is operated as a 256-step attenuator. The speed for each step to  $-\infty$  dB (mute) is determined by the attenuation rate selected in the ATS register.

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 19	R/W	0	0	1	0	0	1	1	REV	ATS1	ATS0	OPE	MDOE	DFMS	FLT	INZD

#### R/W: Read/Write Mode Select

When  $R/\overline{W} = 0$ , a write operaton is performed.

When  $R/\overline{W} = 1$ , a read operaton is performed.

Default value: 0

#### **REV: Output Phase Reversal**

Default value: 0

REV = 0	Normal output (default)
REV = 1	Inverted output

The REV bit is used to invert the output phase for both channels.

#### ATS[1:0]: Attenuation Rate Select

Default value: 00

ATS[1:0]	Attenuation Rate Selection
00	PLRCK (default)
01	PLRCK/2
10	PLRCK/4
11	PLRCK/8

The ATS[1:0] bits are used to select the rate at which the attenuator is decremented/incremented during level transitions.

#### **OPE: DAC Operation Control**

Default value: 0

OPE = 0	DAC operation enabled (default)
OPE = 1	DAC operation disabled

The OPE bit is used to enable or disable the analog output for both channels. Disabling the analog outputs forces them to the bipolar zero level (BPZ) even if digital audio data is present on the input.



#### MDOE: MDO Output Control

Default value: 0

MDOE = 0	MDO output disabled (default)
MDOE = 1	MDO output enabled

The MDOE bit is used to enable or disable the serial mode data output. The serial mode data is output from ZEROL (pin 23).

#### DFMS: Stereo DF Bypass Mode Select

Default value: 0

DFMS = 0	Monaural (default)
DFMS = 1	Stereo input enabled

The DFMS bit is used to enable stereo operation in DF bypass mode. In DF bypass mode, when DFMS is set to 0, the pin for the input data is PDATA (pin 3) only; therefore, the DSD1791 operates as a monaural DAC. When DFMS is set to 1, the DSD1791 can operate as a stereo DAC, inputting L- and R-channel data on DSDL (pin 25) and DSDR (pin 24), respectively.

#### FLT: Digital Filter Rolloff Control

Default value: 0

FLT = 0	Sharp rolloff (default)
FLT = 1	Slow rolloff

The FLT bit is used to select the digital filter rolloff characteristic. The filter responses for these selections are shown in the *TYPICAL PERFORMANCE CURVES* section of this data sheet.

#### **INZD: Infinite Zero Detect Mute Control**

Default value: 0

INZD = 0	Infinite zero detect mute disabled (default)
INZD = 1	Infinite zero detect mute enabled

The INZD bit is used to enable or disable the zero detect mute function. Setting INZD to 1 forces muted analog outputs to hold a bipolar zero level when the DSD1791 detects a zero condition in both channels. The infinite zero detect mute function is disabled in the DSD mode.

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 20	R/W	0	0	1	0	1	0	0	RSV	SRST	DSD	BFTH	MONO	CHSL	OS1	OS0

#### R/W: Read/Write Mode Select

When  $R/\overline{W} = 0$ , a write operaton is performed.

When  $R/\overline{W} = 1$ , a read operaton is performed.

Default value: 0

#### **SRST: System Reset Control**

Default value: 0

SRST = 0	Normal operation (default)
SRST = 1	System reset

The SRST bit is used to reset the DSD1791 to the initial system condition. Setting the SRST bit to 1 generates one reset pulse, and this function works the same as the power-on reset function.

#### **DSD: DSD Interface Mode Control**

Default value: 0

DSD = 0	DSD interface mode disabled (default)
DSD = 1	DSD interface mode enabled

The DSD bit is used to enable or disable the DSD interface mode.

#### DFTH: Digital Filter Bypass (or Through Mode) Control

Default value: 0

DFTH = 0	Digital filter enabled (default)
DFTH = 1	Digital filter bypassed for either external digital filter or DSD mode

The DFTH bit is used to enable or disable the bypassing of the internal digital filter. The internal filter is bypassed when using the external digital filter interface.

#### **MONO: Monaural Mode Selection**

Default value: 0

MONO = 0	Stereo mode (default)
MONO = 1	Monaural mode

The MONO function is used to change operation mode from the normal stereo mode to the monaural mode. When the monaural mode is selected, both DACs operate in a balanced mode for one channel of audio input data. Channel selection is available for L-channel or R-channel data, determined by the setting of the CHSL bit as described immediately following.

#### **CHSL: Channel Selection for Monaural Mode**

Default value: 0

This bit is available when MONO = 1.

CHSL = 0	L-channel selected (default)
CHSL = 1	R-channel selected

The CHSL bit selects L-channel or R-channel data to be used in monaural mode.

#### OS[1:0]: Delta-Sigma Oversampling Rate Selection

Default value: 00

OS[1:0]	Operation Speed Select	
00	64 times f <sub>S</sub> (default)	
01	Reserved	
10	128 times f <sub>S</sub>	
11	32 times f <sub>S</sub>	

The OS bits are used to change the oversampling rate of delta-sigma modulation. Use of this function enables the designer to stabilize the conditions at the post low-pass filter for different sampling rates. As an application example, programming to set 128 times in 44.1-kHz operation, 64 times in 96-kHz operation, and 32 times in 192-kHz operation allows the use of only a single type (cutoff frequency) of post low-pass filter. The 128 f<sub>S</sub> oversampling rate is not available at sampling rates above 100 kHz. If the 128-f<sub>S</sub> oversampling rate is selected, a system clock of more than 256 f<sub>S</sub> is required.

In DSD mode, this bit is used to select the speed of the bit clock for DSD data coming into the analog FIR filter.

	B15	B14	B13	B12	B11	B10	B9	B8	B7	<b>B6</b>	B5	B4	B3	B2	B1	B0
Register 21	R/W	0	0	1	0	1	0	1	RSV	RSV	RSV	RSV	RSV	DZ1	DZ0	PCMZ

# DSD1791

SLES072 - MARCH 2003



#### R/W: Read/Write Mode Select

When  $R/\overline{W} = 0$ , a write operaton is performed.

When  $R/\overline{W} = 1$ , a read operaton is performed.

Default value: 0

#### DZ[1:0]: DSD Zero Output Enable

#### Default value: 00

DZ[1:0]	Zero Output Enable
00	Disabled (default)
01	Even pattern detect
1x	96 <sub>H</sub> pattern detect

The DZ bits are used to enable or disable the output zero flags, and to select the zero pattern in the DSD mode.

### PCMZ: PCM Zero Output Enable

Default value: 1

PCMZ = 0	PCM zero output disabled
PCMZ = 1	PCM zero output enabled (default)

The PCMZ bit is used to enable or disable the output zero flags in the PCM mode.

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 22	R	0	0	1	0	1	1	0	RSV	RSV	RSV	RSV	RSV	RSV	ZFGR	ZFGL

#### R: Read Mode Select

Value is always 1, specifying the readback mode.

#### **ZFGx: Zero-Detection Flag**

where x = L or R, corresponding to the DAC output channel. These bits are available only for readback.

Default value: 00

ZFGx = 0	Not zero
ZFGx = 1	Zero detected

These bits show zero conditions. Their status is the same as that of the zero flags at ZEROL (pin 23) and ZEROR (pin 22). See *Zero Detect* in the *FUNCTIONAL DESCRIPTIONS* section.

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 23	R	0	0	1	0	1	1	1	RSV	RSV	RSV	ID4	ID3	ID2	ID1	ID0

#### **R: Read Mode Select**

Value is always 1, specifying the readback mode.

## ID[4:0]: Device ID

The ID[4:0] bits hold a device ID in the TDMCA mode.

## **TYPICAL CONNECTION DIAGRAM**





Figure 32. Typical Application Circuit for Standard PCM Audio Operation



## **APPLICATION INFORMATION**

## ANALOG OUTPUTS



NOTE: Example R and C values for f<sub>C</sub> = 77 kHz - R<sub>1</sub>, R<sub>2</sub>: 1.8 kΩ, R<sub>3</sub>,R<sub>4</sub>: 3.3 kΩ, R<sub>5</sub>,R<sub>6</sub>: 680 Ω, C<sub>1</sub>: 1800 pF, C<sub>2</sub>, C<sub>3</sub>: 560 pF.

#### Figure 33. Typical Application for Analog Output Stage

#### Analog Output Level and LPF

The signal level of the DAC differential-voltage output { $(V_{OUT}L+)-(V_{OUT}L-), (V_{OUT}R+)-(V_{OUT}R-)$ } is 3.2 V p-p at 0 dB (full scale). The voltage output of the LPF is given by following equation:

 $V_{OUT} = 3.2 V p - p \times (R_f/R_i)$ 

Here,  $R_f$  is the feedback resistor in the LPF, and  $R_3 = R_4$  in a typical application circuit.  $R_i$  is the input resistor in the LPF, and  $R_1 = R_2$  in a typical application circuit.

#### Op Amp for LPF

An OPA2134 or 5532 type op amp is recommended for the LPF circuit to obtain the specified audio performance. Dynamic performance such as gain bandwidth, settling time, and slew rate of the op amp largely determines the audio dynamic performance of the LPF section. The input noise specification of the op amp should be considered to obtain a 113-dB S/N ratio.





## Analog Gain of Balanced Amplifier


The DAC voltage outputs are followed by balanced amplifier stages, which sum the differential signals for each channel, creating a single-ended voltage output. In addition, the balanced amplifiers provide a third-order low-pass filter function, which band limits the audio output signal. The cutoff frequency and gain are determined by external R and C component values. In this case, the cutoff frequency is 77 kHz with a gain of 1.83. The output voltage for each channel is 5.9 V p-p, or 2.1 V rms.

#### **Application for Monaural-Mode Operation**

A single-channel signal from the stereo audio data input is output from both V<sub>OUT</sub>L and V<sub>OUT</sub>R as a differential output. The channel to be output is selected by setting the CHSL bit in register 20. The advantage of monaural operation is to provide over 115 dB of dynamic range for high-end audio applications.







## APPLICATION FOR EXTERNAL DIGITAL FILTER INTERFACE




Figure 35. Connection Diagram for External DIgital Filter (Internal DF Bypass Mode) Application



#### Application for Interfacing With an External Digital Filter

For some applications, it may be desirable to use an external digital filter to perform the interpolation function, as it can provide improved stop-band attenuation when compared to the internal digital filter of the DSD1791.

The DSD1791 supports several external digital filters, including:

- Texas Instruments DF1704 and DF1706
- Pacific Microsonics PMD200 HDCD filter/decoder IC
- Programmable digital signal processors

The external digital filter application mode is accessed by programming the following bit in the corresponding control register:

• DFTH = 1 (register 20)

The pins used to provide the serial interface for the external digital filter are shown in the connection diagram of Figure 35. The word (WDCK) and bit (BCK) signals must be operated at  $8 \times$  or  $4 \times$  the desired sampling frequency,  $f_S$ .

#### System Clock (SCK) and Interface Timing

The DSD1791 in an application using an external digital filter requires the synchronization of WDCK and the system clock. The system clock is phase-free with respect to WDCK. Interface timing among WDCK, BCK, DATAL, and DATAR is shown in Figure 37.

#### Audio Format

The DSD1791 in the external digital filter interface mode supports right-justified audio formats including 16-bit, 20-bit, and 24-bit audio data, as shown in Figure 36. The audio format is selected by the FMT[2:0] bits of control register 18.




Figure 36. Audio Data Input Format for External Digital Filter (Internal DF Bypass Mode) Application

# **DSD1791**



SLES072 - MARCH 2003 WDCK 50% of V<sub>DD</sub> t(BCH) → t(BCL) → t(LB) вск 50% of  $V_{DD}$ t(BCY) t(BL) DATAL 50% of V<sub>DD</sub> DATAR t(DS) ₩ ► t(DH) MAX UNITS PARAMETER MIN BCK pulse cycle time 20 ns t(BCY) t(BCL) BCK pulse duration, LOW 7 ns BCK pulse duration, HIGH 7 ns t(BCH) BCK rising edge to WDCK falling edge 5 t(BL) ns WDCK falling edge to BCK rising edge 5 t(LB) ns DATA setup time 5 ns t(DS) DATA hold time 5 t(DH) ns

## Figure 37. Audio Interface Timing for External Digital Filter (Internal DF Bypass Mode) Application

## Functions Available in the External Digital Filter Mode

The external digital filter mode allows access to the majority of the DSD1791 mode control functions.

The following table shows the register mapping available when the external digital filter mode is selected, along with descriptions of functions which are modified when using this mode selection.

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 16	R/W	0	0	1	0	0	0	0	-	-	-	-	-	-	-	-
Register 17	R/W	0	0	1	0	0	0	1	-	-	-	-	-	-	-	-
Register 18	R/W	0	0	1	0	0	1	0	-	FMT2	FMT1	FMT0	-	-	-	-
Register 19	R/W	0	0	1	0	0	1	1	REV	-	-	OPE	MDOE	DFMS	-	INZD
Register 20	R/W	0	0	1	0	1	0	0	-	SRST	0	1	MONO	CHSL	OS1	OS0
Register 21	R/W	0	0	1	0	1	0	1	-	-	-	-	-	-	-	PCMZ
Register 22	R	0	0	1	0	1	1	0	-	-	-	-	_	-	ZFGR	ZFGL

NOTE: - indicates that function is disabled. No operation even if data bit is set

## FMT[2:0]: Audio Data Format Selection

Default value: 000

FMT[2:0]	Audio Data Format Select
000	16-bit right-justified format (default)
001	20-bit right-justified format
010	24-bit right-justified format
Other	N/A

## OS[1:0]: Delta-Sigma Modulator Oversampling Rate Selection

Default value: 00

OS[1:0]	Operation Speed Select	
00	8 times WDCK (default)	
01	Reserved	
10	16 times WDCK	
11	4 times WDCK	

The effective oversampling rate is determined by the oversampling performed by both the external digital filter and the delta-sigma modulator. For example, if the external digital filter is 8× oversampling, and the user selects OS[1:0] = 00, then the delta-sigma modulator oversamples by 8×, resulting in an effective oversampling rate of 64×. The 16× WDCK oversampling rate is not available above a 100-kHz sampling rate. If the oversampling rate selected is 16× WDCK, the system clock frequency must be over 256 f<sub>S</sub>.

### APPLICATION FOR DSD FORMAT (DSD MODE) INTERFACE




Figure 38. Connection Diagram in DSD Mode

#### Feature

This mode is used for interfacing directly to a DSD decoder, which is found in Super Audio CD<sup>™</sup> (SACD) applications.

The DSD mode provides a low-pass filtering function to convert the 1-bit oversampled data stream to the analog domain. The filtering is provided using an analog FIR filter structure. Four FIR responses are available, selected via the serial control interface.

# DSD1791



### SLES072 - MARCH 2003

## Pin Assignment When Using the DSD Format Interface

Several pins are redefined for DSD mode operation. These include:

- DSDL (pin 25): DATAL as L-channel DSD data input
- DSDR (pin 24): DATAR as R-channel DSD data input
- DBCK (pin 4): Bit clock (BCK) for DSD data





Figure 39. Normal Data Output Form From DSD Decoder




	PARAMETER	MIN	MAX	UNITS
t(BCY)	DBCK pulse cycle time	85(1)		ns
<sup>t</sup> (BCH)	DBCK high-level time	30		ns
t(BCL)	DBCK low-level time	30		ns
t(DS)	DSDL, DSDR setup time	10		ns
<sup>t</sup> (DH)	DSDL, DSDR hold time	10		ns

(1) 2.8224 MHz  $\times$  4. (2.8224 MHz = 64  $\times$  44.1 kHz. This value is specified as a sampling rate of DSD.)

Figure 40. Timing for DSD Audio Interface

# ANALOG FIR FILTER PERFORMANCE IN DSD MODE


TRUMENTS www.ti.com



(1) This gain is in comparison to PCM 0 dB, when the DSD input signal efficiency is 50%.

All specifications at  $T_A = 25^{\circ}$ C,  $V_{DD} = 3.3$  V,  $V_{CC} = 5$  V, DBCK = 11.2896 MHz (44.1 kHz × 256 f<sub>S</sub>), and 50% modulation DSD data input, unless otherwise noted.





(1) This gain is in comparison to PCM 0 dB, when the DSD input signal efficiency is 50%.

All specifications at  $T_A = 25^{\circ}$ C,  $V_{DD} = 3.3$  V,  $V_{CC} = 5$  V, DBCK = 11.2896 MHz (44.1 kHz × 256 f<sub>S</sub>), and 50% modulation DSD data input, unless otherwise noted.



## DSD MODE CONFIGURATION AND FUNCTION CONTROLS

#### **Configuration for the DSD Interface Mode**

DSD = 1 (Register 20)

The following table shows the register mapping available in the DSD mode.

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 16	R/W	0	0	1	0	0	0	0	-	_	-	-	-	-	-	-
Register 17	R/W	0	0	1	0	0	0	1	-	-	-	-	-	-	-	-
Register 18	R/W	0	0	1	0	0	1	0	-	-	-	-	DMF1	DMF0	-	-
Register 19	R/W	0	0	1	0	0	1	1	REV	-	-	OPE	MDOE	-	-	-
Register 20	R/W	0	0	1	0	1	0	0	-	SRST	1	-	-	-	OS1	OS0
Register 21	R/W	0	0	1	0	1	0	1	-	-	-	-	-	DZ1	DZ0	-
Register 22	R	0	0	1	0	1	1	0	-	-	-	-	-	-	ZFGR	ZFGL

NOTE: - indicates that function is disabled. No operation even if data bit is set

#### DMF[1:0]: Analog FIR Performance Selection

Default value: 00

DMF[1:0]	Analog FIR Performance Select
00	FIR-1 (default)
01	FIR-2
10	FIR-3
11	FIR-4

Plots for the four analog FIR filter responses are shown in the TYPICAL PERFORMANCE CURVES section of this data sheet.

#### **OS[1:0]: Analog FIR Operation Speed Selection**

Default value: 00

OS[1:0]	Operation Speed Select	
00	f <sub>SCKI</sub> (default)	
01	f <sub>SCKI</sub> /2	
10	Reserved	
11	f <sub>SCKI</sub> /4	

The OS bits in the DSD mode are used to select the operating rate of the analog FIR. The OS bits must be set before setting the DSD bit to 1.

#### **Requirements for System Clock**

The bit clock (DBCK) for the DSD mode is required at pin 4 of the DSD1791. The frequency of the bit clock may be N times the sampling frequency. Generally, N is 64 in DSD applications.

The interface timing between the bit clock and DSDL, DSDR is required to meet the setup and hold time specifications shown in Figure 40.




#### **TDMCA** Format

The DSD1791 supports the time-division-multiplexed command and audio (TDMCA) data format to simplify the host control serial interface. The TDMCA format is designed not only for the McBSP of TI DSPs but also for any programmable devices. The TDMCA format can transfer not only audio data but also command data, so that it can be used together with any kind of device that supports the TDMCA format. The TDMCA frame consists of a command field, extended command field, and some audio data fields. Those audio data are transported to IN devices (such as a DAC) and/or from OUT devices (such as an ADC). The DSD1791 is an IN device. LRCK and BCK are used with both IN and OUT devices so that the sample frequency of all devices in a system must be the same. The TDMCA mode supports a maximum of 30 device IDs. The maximum number of audio channels depends on the BCK frequency.

#### **TDMCA Mode Determination**

The DSD1791 recognizes the TDMCA mode automatically when it receives an LRCK signal with a pulse duration of two BCK clocks. If TDMCA-mode operation is not needed, the duty cycle of LRCK must be 50%. Figure 49 shows the LRCK and BCK timing that determines the TDMCA mode. The DSD1791 enters the TDMCA mode after two continuous TDMCA frames. Any TDMCA commands can be issued during the next TDMCA frame after the TDMCA mode is entered.



## TDMCA Terminals


TDMCA requires six signals, four of which are for command and audio data interface, and two pairs of signals which are for daisy chaining. Those signals can be shared as in the following table. The DO signal has a 3-state output so that it can be connected directly to other devices.

TERMINAL NAME	TDMCA NAME	PROPERTY	DESCRIPTION
PLRCK	LRCK	input	TDMCA frame start signal. It must be the same as the sampling frequency.
PBCK	BCK	input	TDMCA clock. Its frequency must be high enough to communicate a TDMCA frame within an LRCK cycle.
PDATA	DI	input	TDMCA command and audio data input signal
MDI	DO	output	TDMCA command data 3-state output signal
MC	DCI	input	TDMCA daisy-chain input signal
MS	DCO	output	TDMCA daisy-chain output signal



#### **Device ID Determination**

The TDMCA mode also supports a multichip implementation in one system. This means a host controller (DSP) can simultaneously support several TDMCA devices, which can be of the same type or different types, including PCM devices. The PCM devices are categorized as IN device, OUT device, IN/OUT device, and NO device. The IN device has an input port to receive audio data, the OUT device has an output port to supply audio data, the IN/OUT device has both input and output ports for audio data, and the NO device has no port for audio data but needs command data from the host. A DAC is an IN device, an ADC is an OUT device, a codec is an IN/OUT device, and a PLL is a NO device. The DSD1791 is an IN device. For the host controller to distinguish the devices, each device is assigned its own device ID by the daisy chain. The devices obtain their own device IDs automatically by connecting their DCI to the DCO of the preceding device and their DCO to the DCI of the following device in the daisy chain. The daisy chains are categorized as the IN chain and the OUT chain, which are completely independent and equivalent. Figure 50 shows an example daisy chain connection. If a system needs to chain the DSD1791 and a NO device in the same IN or OUT chain, the NO device should be chained at the back end of the chain because it does not require any audio data. Figure 51 shows an example of TDMCA system including an IN chain and an OUT chain with a TI DSP. For a device to get its own device ID, the DID signal must be set to 1 (see the Command Field section for details), and LRCK and BCK must be driven in the TDMCA mode for all PCM devices which are chained. The device at the top of the chain knows its device ID is 1 because its DCI is fixed HIGH. Other devices count the BCK pulses and observe their own DCI signal to determine their position and ID. Figure 52 shows the initialization of each device ID.



**OUT Chain** 

Figure 50. Daisy Chain Connection





Figure 51. IN Daisy Chain and OUT Daisy Chain Connection for a Multichip System







#### **TDMCA Frame**

In general, the TDMCA frame consists of the command field, extended command (EMD) field, and audio data fields. All of them are 32 bits in length, but the lowest byte has no meaning. The MSB is transferred first for each field. The command field is always transferred as the first packet of the frame. The EMD field is transferred if the EMD flag of the command field is HIGH. If any EMD packets are transferred, no audio data follows the EMD packets. This frame is for quick system initialization. All devices of a daisy chain should respond to the command field and extended command field. The DSD1791 has two audio channels that can be selected by OPE (register 19). If the corresponding flags are preset HIGH, those audio channels are transferred. Figure 53 shows the general TDMCA frame. If some DACs are enabled, but corresponding audio data packets are not transferred, the analog outputs are unpredictable.




Figure 53. General TDMCA Frame






Figure 54. TDMCA Frame Example of 6-Ch DAC and 2-Ch ADC With Command Read

#### **Command Field**

The normal command field is defined as follows. When the DID bit (MSB) is 1, this frame is used only for device ID determination, and all remaining bits in the field are ignored.

	31	30	29	28 2	4 23	22	16	15	8	7		0
command	DID	EMD	DCS	device ID	R/W	r	egister ID		data		not used	

#### Bit 31: Device ID Enable Flag

The DSD1791 operates to get its own device ID for TDMCA initialization if this bit is HIGH.

#### Bit 30: Extended Command Enable Flag

An EMD packet is transferred if this bit is HIGH, otherwise skipped. Once it is HIGH, this frame does not contain any audio data. This is for system initialization.

#### Bit 29: Daisy Chain Selection Flag

HIGH designates OUT-chain devices, LOW designates IN-chain devices. The DSD1791 is an IN device, so the DCS bit must be set to LOW.

#### Bits[28:24]: Device ID

The device ID is 5 bits length, and it can be defined. These bits identify the order of a device in the IN or OUT daisy chain. The top of the daisy chain defines device ID 1 and successive devices are numbered 2, 3, 4, etc. All devices for which the DCI is fixed HIGH are also defined as ID 1. The maximum device ID is 30 each in the IN and OUT chains. If a device ID of 0x1F is used, all devices are selected as broadcast when in the write mode. If a device ID of 0x00 is used, no device is selected.

#### Bit 23: Command Read/Write Flag

If this bit is HIGH, the command is a read operation.

#### Bits[22:16]: Register ID

It is 7 bits in length.

#### Bits[15:8]: Command Data

It is 8 bits in length. Any valid data can be chosen for each register.

#### Bits[7:0]: Not Used

These bits are never transported when a read operation is performed.

#### **Extended Command Field**

The extended command field is the same as the command field, except that it does not have a DID flag.

	31	30	29	28 24	23	22 1	16	15 8	7	0
extendedcommand	rsvd	EMD	DCS	device ID	R/W	register ID		data	nc	otused

## Audio Fields

The audio field is 32 bits in length and the audio data is transferred MSB first, so the other fields must be stuffed with 0s as shown in the following example.

	31	16	12	8 7	4 3	0
audio data	MSB	24 bits		LSB	All 0s	

#### **TDMCA Register Requirements**

TDMCA mode requires device ID and audio channel information, previously described. The OPE bit in register 19 indicates audio channel availability and register 23 indicates the device ID. Register 23 is used only in the TDMCA mode. See the mode control register map (Table 4).

#### **Register Read/Write Operation**

The command supports register write and read operations. If the command requests to read one register, the read data is transferred on DO during the data phase of the timing cycle. The DI signal can be retrieved at the positive edge of BCK, and the DO signal is driven at the negative edge of BCK. DO is activated one BCK cycle early to compensate for the output delay caused by high impedance. Figure 55 shows the TDMCA write and read timing.





Figure 55. TDMCA Write and Read Operation Timing




#### **TDMCA-Mode Operation**

DCO specifies the owner of the next audio channel in TDMCA-mode operation. When a device retrieves its own audio channel data, DCO goes HIGH during the last audio channel period. Figure 56 shows the DCO output timing in TDMCA-mode operation. The host controller ignores the behavior of DCI and DCO. DCO indicates the last audio channel of each device. Therefore, DCI means the next audio channel is allocated.



If some devices are skipped due to no active audio channel, the skipped devices must notify the next device that the DCO is being passed through the next DCI. Figure 57 and Figure 58 show DCO timing with skip operation. Figure 59 shows the ac timing of the daisy chain signals.









Figure 58. DCO Output Timing With Skip Operation (for Command Packet 1)

# DSD1791

SLES072 - MARCH 2003





	PARAMETER	MIN	MAX	UNITS
<sup>t</sup> (BCY)	BCK pulse cycle time	20		ns
t(LB)	LRCK setup time	0		ns
<sup>t</sup> (BL)	LRCK hold time	3		ns
<sup>t</sup> (DS)	DI setup time	0		ns
<sup>t</sup> (DH)	DI hold time	3		ns
<sup>t</sup> (DS)	DCI setup time	0		ns
<sup>t</sup> (DH)	DCI hold time	3		ns
t(DOE)	DO output delay(1)		8	ns
t(COE)	DCO output delay <sup>(1)</sup>		6	ns

(1) Load capacitance is 10 pF.

Figure 59. AC Timing of Daisy Chain Signals

## THEORY OF OPERATION




Figure 60. Advanced Segment DAC With I/V Converter

The DSD1791 uses TI's advanced segment DAC architecture to achieve excellent dynamic performance and improved tolerance to clock jitter. The DSD1791 provides balanced voltage outputs.

Digital input data via the digital filter is separated into 6 upper bits and 18 lower bits. The 6 upper bits are converted to inverted complementary offset binary (ICOB) code. The lower 18 bits, in association with the MSB, are processed by a five-level third-order delta-sigma modulator operated at  $64 f_S$  by default. The 1 level of the modulator is equivalent to the 1 LSB of the ICOB code converter. The data groups processed in the ICOB converter and third-order delta-sigma modulator are summed together to an up to 64-level digital code, and then processed by data-weighted averaging (DWA) to reduce the noise produced by element mismatch. The data of up to 64 levels from the DWA is converted to an analog output in the differential-current segment section.

This architecture overcomes the various drawbacks of conventional multibit processing and also achieves excellent dynamic performance.

## CONSIDERATIONS FOR APPLICATION CIRCUITS


## **PCB Layout Guidelines**

A typical PCB floor plan for the DSD1791 is shown in Figure 61. A ground plane is recommended, with the analog and digital sections being isolated from one another using a split or cut in the circuit board. The DSD1791 should be oriented with the digital I/O pins facing the ground plane split/cut to allow for short, direct connections to the digital audio interface and control signals originating from the digital section of the board. Separate power supplies are recommended for the digital and analog sections of the board. This prevents the switching noise present on the digital supply from contaminating the analog power supply and degrading the dynamic performance of the D/A converters. In cases where a common 5 V supply must be used for the analog and digital sections, an inductance (RF choke, ferrite bead) should be placed between the analog and digital 5-V supply connections to avoid coupling of the digital switching noise into the analog circuitry. Figure 62 shows the recommended approach for single-supply applications.

# DSD1791





SLES072 - MARCH 2003



**Return Path for Digital Signals** 







## **Bypass and Decoupling Capacitor Requirements**

Various-sized decoupling capacitors can be used, with no special tolerances being required. All capacitors should be located as close as possible to the appropriate pins of the DSD1791 to reduce noise pickup from surrounding circuitry. Aluminum electrolytic capacitors that are designed for hi-fi audio applications are recommended for larger values, while metal film or monolithic ceramic capacitors are used for smaller values.



#### Post-LPF Design

By proper choice of the op amp and resistors used in the post-LPF circuit, excellent performance of the DSD1791 can be achieved. To obtain 0.001% THD+N, 113 dB signal-to-noise-ratio audio performance, the THD+N and input noise performance of the op amp should be considered. This is because the input noise of the op amp contributes directly to the output noise level of the application. The V<sub>OUT</sub> pin of the DSD1791 and the input resistor of the post-LPF circuit must be connected as closely as possible.


Out-of-band noise level and attenuated sampling spectrum level are much lower than for typical delta-sigma type DACs due to the combination of a high-performance digital filter and advanced segment DAC architecture. The use of a second-order or third-order post-LPF is recommended for the post-LPF of the DSD1791. The cutoff frequency of the post-LPF depends on the application. For example, there are many sampling-rate operations such as  $f_S = 44.1$  kHz on CDDA,  $f_S = 96$  kHz on DVD-M,  $f_S = 192$  kHz on DVD-A,  $f_S = 64$  f<sub>S</sub> on DSD (SACD).



**MECHANICAL DATA** 

#### DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated