

Identification

DTM60177: 64M X 72 PC100

DTM60178: 64M X 72 PC133

Performance range

PC100=100MHz(10nS@CL=2)

PC133=133MHz(7.5nS@CL=3)

Features

Burst mode operation

Auto & self refresh capability (4096 Cycles/64ms)

LVTTL compatible inputs and outputs

Single 3.3V±0.3V power supply

MRS cycle with address key programs Latency (Access from column address) Burst length (1, 2, 4 & 8) Data scramble (Sequential & Interleave)

Serial presence detect with EEPROM

168-pin PC100/PC133 DIMM double-sided assembly 5.250" wide by 1.000" high

Two physical Banks (Rows)

SDRAM Addressing (13/10/2)(Row/Col/Bank)

Description

The Dataram DTM60177 and DTM60178 assemblies are 64Mx72 Synchronous Dynamic RAM high density memory modules. They consist of eight CMOS Stacked 64Mx8 and two CMOS Monolithic 32Mx8 Synchronous DRAMs in a TSOP-II 400 Mil package. One 2K EEPROM in an eight pin SOIC for Serial Presence Detect is also used. Synchronous design allows precise cycle control with the use of a system clock.

Pin configurations


Front side			Back side		
1 Vss	29 DQM1	57 DQ18	85 Vss	113 DQM5	141 DQ50
2 DQ0	30 CS0	58 DQ19	86 DQ32	114 CS1	142 DQ51
3 DQ1	31 DU	59 Vdd	87 DQ33	115 RAS	143 Vdd
4 DQ2	32 Vss	60 DQ20	88 DQ34	116 Vss	144 DQ52
5 DQ3	33 A0	61 NC	89 DQ35	117 A1	145 NC
6 Vdd	34 A2	62 NC	90 Vdd	118 A3	146 NC
7 DQ4	35 A4	63 *CKE1	91 DQ36	119 A5	147 NC
8 DQ5	36 A6	64 Vss	92 DQ37	120 A7	148 Vss
9 DQ6	37 A8	65 DQ21	93 DQ38	121 A9	149 DQ53
10 DQ7	38 A10/AP	66 DQ22	94 DQ39	122 BA0	150 DQ54
11 DQ8	39 BA1	67 DQ23	95 DQ40	123 A11	151 DQ55
12 Vss	40 Vdd	68 Vss	96 Vss	124 Vdd	152 Vss
13 DQ9	41 Vdd	69 DQ24	97 DQ41	125 CLK1	153 DQ56
14 DQ10	42 CLK0	70 DQ25	98 DQ42	126 A12	154 DQ57
15 DQ11	43 Vss	71 DQ26	99 DQ43	127 Vss	155 DQ58
16 DQ12	44 DU	72 DQ27	100 DQ44	128 CKE0	156 DQ59
17 DQ13	45 CS2	73 Vdd	101 DQ45	129 CS3	157 Vdd
18 Vdd	46 DQM2	74 DQ28	102 Vdd	130 DQM6	158 DQ60
19 DQ14	47 DQM3	75 DQ29	103 DQ46	131 DQM7	159 DQ61
20 DQ15	48 DU	76 DQ30	104 DQ47	132 *A13	160 DQ62
21 CB0	49 Vdd	77 DQ31	105 CB4	133 Vdd	161 DQ63
22 CB1	50 NC	78 Vss	106 CB5	134 NC	162 Vss
23 Vss	51 NC	79 CLK2	107 Vss	135 NC	163 CLK3
24 NC	52 CB2	80 NC	108 NC	136 CB6	164 NC
25 NC	53 DB3	81 WP	109 NC	137 CB7	165 SA0
26 Vdd	54 Vss	82 SDA	110 Vdd	138 Vss	166 SA1
27 WE	55 DQ16	83 SCL	111 CAS	139 DQ48	167 SA2
28 DQM0	56 DQ17	84 Vdd	112 DQM4	140 DQ49	168 Vdd

Pin names


Pin name	Function
A0-A12	Address input (Multiplexed)
BA0-BA1	Select bank
DQ0-DQ63	Data input/output
CB0-CB7	Check bit (Data-in/data-out)
CLK0-CLK3	Clock input
CKE0	Clock enable input
CS0-CS3	Chip select input
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DQM0-DQM7	DQM
Vdd	Power supply (3.3V)
Vss	Ground
SDA	Serial data I/O
SCL	Serial clock
SA0-SA2	Address in EEPROM
DU	Don't use
NC	No connection
WP	Write protection

* These pins are not used on these modules.


Front view




Detail A



Detail B




Detail C




Units: Inches (Millimeters)

Back view




Side view




Notes

Tolerances on all dimensions except where otherwise indicated are ±.005 [.13].
All dimensions are expressed: inches [millimeters].
Center IC's are removed on 16Mx64 assemblies.



Clock Wiring

Clock Input	Load
CK0	4 SDRAMs + 3.3pf cap
CK1	5 SDRAMs
CK2	5 SDRAMs
CK3	4 SDRAMs + 3.3pF cap



Absolute maximum ratings

	Symbol	Rating	Unit
Voltage on any pin relative to V_{SS}	V_{IN}, V_{OUT}	-1.0 to 4.6	V
Voltage on V_{DD} supply relative to V_{SS}	V_{DD}, V_{DDQ}	-1.0 to 4.6	V
Storage temperature	T_{stg}	-55 to +150	°C
Power dissipation	P_D	18	W
Short-circuit output current	I_{OS}	50	mA

Note:

Permanent damage to the device may occur if absolute maximum ratings are exceeded. Operation should be restricted to the conditions detailed in the operational sections of the data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC operating conditions and characteristics

(Voltage referenced to $V_{SS} = 0V$; $T_A = 0$ to $70^\circ C$)

	Symbol	Minimum	Typical	Maximum	Unit	Note
Supply voltage	V_{DD}	3.0	3.3	3.6	V	
Input high voltage	V_{IH}	2.0	3.0	$V_{DDQ} + 0.3$	V	1
Input low voltage	V_{IL}	-0.3	0	0.8	V	2
Output high voltage	V_{OH}	2.4	-	-	V	$I_{OH} = -2mA$
Output low voltage	V_{OL}	-	-	0.4	V	$I_{OL} = 2mA$
Input leakage current (Inputs)	I_{IL}	-5	-	5	uA	3
Input leakage current (I/O pins)	I_{IL}	-5	-	5	uA	3,4

Notes:

(1) V_{IH} (max) = 5.6V AC. The overshoot voltage duration is $\leq 3ns$.

(2) V_{IL} (min) = -2.0V AC. The undershoot voltage duration is $\leq 3ns$.

(3) Any input $OV \leq V_{IN} \leq V_{DDQ}$

(4) Dout is disabled, $OV \leq V_{OUT} \leq V_{DDQ}$

Capacitance ($V_{DD} = 3.3V$, $T_A = 23^\circ C$, $f = 1MHz$, $V_{REF} = 1.4V \pm 200mV$)

	Symbol	DTM60177		DTM60178		Unit
		Minimum	Maximum	Minimum	Maximum	
Address (A0-A12, BA0-BA1)	C_{ADD}	45	90	45	90	pF
RAS, CAS, WE	C_{IN}	45	90	45	90	pF
CKE0	C_{CKE}	45	90	45	90	pF
Clock (CLK0-CLK3)	C_{CLK}	13	20	13	20	pF
$\overline{CS}$ (CS0-CS3)	C_{CS}	10	20	10	20	pF
DQM (DQM0-DQM7)	C_{DQM}	8	15	8	15	pF
DQ (DQ0-DQ63)	C_{OUT1}	8	13	8	13	pF
CB (CB0-CB7)	C_{OUT2}	8	13	8	13	pF