

# DM74AS533 Octal D-Type Transparent Latch with TRI-STATE® Outputs

#### **General Description**

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight inverting latches of the AS533 are transparent D-type latches, meaning that while the enable (G) is high the  $\overline{Q}$  outputs will follow the complement of the data (D) inputs. When the enable is taken low the output will be latched at the complement of the level of the data that was set up.


A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic

levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are off.

#### Features

- Switching specifications at 50 pF
- $\blacksquare$  Switching specifications guaranteed over full temperature and  $V_{CC}$  range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly



©1995 National Semiconductor Corporation TL/F/6311

RRD-B30M105/Printed in U. S. A.

December 1989

## Absolute Maximum Ratings

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}$ C to $+150^{\circ}$ C
Typical $\theta_{JA}$	
N Package	52.5°C/W
M Package	70.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

### **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	V
V <sub>IH</sub>	High Level Input Voltage	2			V
V <sub>IL</sub>	Low Level Input Voltage			0.8	V
I <sub>OH</sub>	High Level Output Current			-15	mA
I <sub>OL</sub>	Low Level Output Current			48	mA
t <sub>W</sub>	Width of Enable Pulse, High or Low	2			ns
t <sub>SU</sub>	Data Setup Time	2↑			ns
t <sub>H</sub>	Data Hold Time	3↑			ns
T <sub>A</sub>	Free Air Operating Temperature	0		70	°C
	ates the positive edge of the Clock is used for reference.	0		,0	


**Electrical Characteristics** 

Symbol	Parameter	Con	ditions	Min	Тур	Max	Units	
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$				-1.2	V	
V <sub>OH</sub>	High Level Output	$V_{CC} = 4.5V, I_{OH} =$	Max	2.4	3.2		v	
	Voltage	$I_{OH} = -2 \text{ mA}, V_{CC}$	$V_{CC}-2$			V		
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = Max$			0.35	0.5	v	
lı	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} =$	7V			0.1	mA	
IIH	High Level Input Current	$V_{CC} = 5.5V, V_{IH} =$	2.7V			20	μA	
IIL	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.5	mA	
lo	Output Drive Current	$V_{CC} = 5.5V, V_{O} =$	2.25V	-30		-112	mA	
I <sub>OZH</sub>	Off-State Output Current, High Level Voltage Applied	$V_{CC} = 5.5V, V_{O} =$	2.7V			50	μA	
I <sub>OZL</sub>	Off-State Output Current, Low Level Voltage Applied	$V_{CC} = 5.5V, V_O = 0.4V$				-50	μΑ	
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		62	100		
		Outputs Open	Outputs Low		64	100	00 mA	
		Outputs Disabled			71	110	]	

Symbol	Parameter	Conditions	From	То	Min	Max	Units
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5 V \text{ to } 5.5 V$ $R_L = 500 \Omega$	Data	Any Q	4	7.5	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	$C_L = 50 \text{ pF}$	Data	Any Q	4	7	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output		Enable	Any Q	5	9	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output		Enable	Any Q	4.5	8	ns
t <sub>PZH</sub>	Output Enable Time to High Level Output		Output Control	Any Q	2	6.5	ns
t <sub>PZL</sub>	Output Enable Time to Low Level Output		Output Control	Any Q	4.5	9.5	ns
t <sub>PHZ</sub>	Output Disable Time from High Level Output		Output Control	Any Q	3	6.5	ns
t <sub>PLZ</sub>	Output Disable Time from Low Level Output		Output Control	Any Q	3	7	ns

Note 1: See Section 5 for test waveforms and output load.

#### Logic Diagram




## **Function Table**

Output Control	Enable G	D	Output Q
L	н	Н	L
L	н	L	н
L	L	Х	$\overline{Q}_0$
н	x	Х	Z

L = Low State, H = High State, X = Don't Care

Z = High Impedance State

 $\overline{Q}_0$  = Previous Condition of  $\overline{Q}$ 



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications