

DESCRIPTION:

The DP3S1MX32PY5 is a 1M x 32 SRAM module that utilizes the new and innovative space saving TSOP stacking technology. The module is constructed of two 1M x 16 SRAM's that are configured as a 1M x 32.

The DP3S1MX32PY5 module features high speed access times with common data inputs and outputs.

FEATURES:



- Organizations Available: 1M x 32
- Access Times: 10*, 12, 15, 20ns
- $3.3 \pm 0.3^{**}$ Volt Power Requirement
- Fully Static Operation - No clock or refresh required
- TTL-Compatible Inputs and Outputs
- 80-Pin Surface Mount *LP-Stack*™

ADVANCED INFORMATION

PIN NAMES	
A0 - A19	Address Inputs
I/O0 - I/O31	Data Input/Output
$\overline{CS}$	Stack Enable
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
$\overline{BS0}$	Byte Select I/O0 - I/O7
$\overline{BS1}$	Byte Select I/O8 - I/O15
$\overline{BS2}$	Byte Select I/O16 - I/O23
$\overline{BS3}$	Byte Select I/O24 - I/O31
V _{DD}	Power (+3.3V)
V _{SS}	Ground
NU.	Not Usable

* 0°-70° only.

** 5% for 10ns only.



RECOMMENDED OPERATING RANGE ⁴

Symbol	Characteristic		Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	10ns	3.135	3.3	3.465	V
		12, 15, 20ns	3.0	3.3	3.6	
V _{IH}	Input HIGH Voltage		2.0		V _{DD} +0.3 ³	V
V _{IL}	Input LOW Voltage		-0.3 ²		0.8	V
T _A	Operating Temperature	C	0	+25	+70	°C
		CI	-40	+25	+85	

CAPACITANCE ⁵: T_A = 25°C, F = 1.0MHz

Symbol	Parameter	Max.	Unit	Condition
C _{ADR}	Address Input	20	pF	V _{IN} ² = 0V
C _{CE}	Chip Enable	20		
C _{BS}	Byte Select	15		
C _{WE}	Write Enable	20		
C _{OE}	Output Enable	20		
C _{I/O}	Data Input/Output	15		

AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	2ns
Input and Output Timing Reference Levels	1.5V

OUTPUT LOAD

Load	C _L	Parameters Measured
1	30pF	except t _{LZ} , t _{HZ} , t _{OHZ} , t _{OLZ} , and t _{WHZ}
2	5pF	t _{LZ} , t _{HZ} , t _{OHZ} , t _{OLZ} , and t _{WHZ}

DC OUTPUT CHARACTERISTICS


Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{OH}	HIGH Voltage	I _{OH} = -2mA	2.4		V
V _{OL}	LOW Voltage	I _{OL} = +2mA		0.4	V

ABSOLUTE MAXIMUM RATINGS ⁴

Symbol	Parameter	Value	Unit
T _{STC}	Storage Temperature	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
V _{DD}	Supply Voltage ¹	-0.5 to +4.6	V
V _{I/O}	Input/Output Voltage ¹	-0.5 to +4.6	V

Figure 1. Output Load

* Including Probe and Jig Capacitance.



DC OPERATING CHARACTERISTICS: Over operating ranges

Symbol	Characteristics	Test Conditions	Min.	Max.	Unit
I _{IN}	Input Leakage Current	V _{IN} = 0V to V _{DD} , V _{DD} = max.	-2	+2	μA
I _{OUT}	Output Leakage Current	V _{I/O} = 0V to V _{DD} , V _{DD} = max., $\overline{CE}$ = V _{IH}	-1	+1	μA
I _{CC}	Dynamic Operating Current	$\overline{CE}$ = V _{IL} , V _{DD} = max., I _{OUT} = 0mA, f = f max.		900	mA
I _{SB1}	Full Standby Supply Current (CMOS)	f = 0, V _{IN} ≥ V _{DD} - 0.2V or V _{IN} ≤ V _{SS} + 0.2V, $\overline{CE}$ ≥ V _{DD} - 0.2V		8	mA
I _{SB2}	Standby Current (TTL)	$\overline{CE}$ = V _{IH} , f = f max.		210	mA
V _{OL}	Output Low Voltage	I _{OUT} = +2.0mA		0.4	V
V _{OH}	Output High Voltage	I _{OUT} = -2.0mA	2.4		V

TRUTH TABLE

Mode	CS	OE	WE	BS0	BS1	BS2	BS3	I/O0-I/O7	I/O8-I/O15	I/O16-I/O23	I/O24-I/O31	Supply Current
Read	L	L	H	L	L	L	L	D _{OUT}	D _{OUT}	D _{OUT}	D _{OUT}	Active
				H	L	L	L	High-Z	D _{OUT}	D _{OUT}	D _{OUT}	
				L	H	L	L	D _{OUT}	High-Z	D _{OUT}	D _{OUT}	
				L	L	H	L	D _{OUT}	D _{OUT}	High-Z	D _{OUT}	
				L	L	L	H	D _{OUT}	D _{OUT}	D _{OUT}	High-Z	
Write	L	X	L	L	L	L	L	D _{IN}	D _{IN}	D _{IN}	D _{IN}	Active
				H	L	L	L	High-Z	D _{IN}	D _{IN}	D _{IN}	
				L	H	L	L	D _{IN}	High-Z	D _{IN}	D _{IN}	
				L	L	H	L	D _{IN}	D _{IN}	High-Z	D _{IN}	
				L	L	L	H	D _{IN}	D _{IN}	D _{IN}	High-Z	
Output Data	L	H	H	X	X	X	X	High-Z	High-Z	High-Z	High-Z	Active
	L	X	X	H	H	H	H	High-Z	High-Z	High-Z	High-Z	
Standby	H	X	X	X	X	X	X	High-Z	High-Z	High-Z	High-Z	Standby

H = HIGH

L = LOW

X = Don't Care



AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges

No.	Symbol	Parameter	10ns		12ns		15ns		20ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{RC}	Read Cycle Time	10		12		15		20		ns
2	t _{AA}	Address Access Time		10		12		15		20	ns
3	t _{CO}	CE to Output Valid		10		12		15		20	ns
4	t _{OE}	Output Enable to Output Valid		5		6		8		9	ns
5	t _{BA}	Byte Enable Access Time		5		6		8		9	ns
6	t _{LZ}	CE to Output in LOW-Z ^{5,6}	3		3		3		3		ns
7	t _{OLZ}	Output Enable to Output in LOW-Z ^{5,6}	1		1		1		1		ns
8	t _{BLZ}	Byte Enable to Output in LOW-Z	1		1		1		1		ns
9	t _{HZ}	CE to Output in HIGH-Z ^{5,6}		6		7		8		9	ns
10	t _{OHZ}	Output Enable to Output in HIGH-Z ^{5,6}		6		7		8		9	ns
11	t _{BHZ}	Byte Enable to Output in HIGH-Z		6		7		8		9	ns
12	t _{OH}	Output Hold from Address Change	3		3		3		3		ns


AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE^{7,8}: Over operating ranges

No.	Symbol	Parameter	10ns		12ns		15ns		20ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
13	t _{WC}	Write Cycle Time	10		12		15		20		ns
14	t _{AW}	Address Valid to End of Write	8.5		9		11		15		ns
15	t _{CW}	Chip Enable to End of Write	8.5		9		11		15		ns
16	t _{BW}	Byte Enable to End of Write	8.5		9		11		15		ns
17	t _{AS}	Address Set-Up Time *	0		0		0		0		ns
18	t _{WP}	Write Pulse Width (OE High)	7		8		10		12		ns
19	t _{WR}	Write Recovery Time, CE, WE	0		0		0		0		ns
20	t _{WHZ}	Write Enable to Output in HIGH-Z ^{5,6}		6		7		8		10	ns
21	t _{DW}	Data to Write Time Overlap	6		7		8		10		ns
22	t _{DH}	Data Hold from Write Time	0		0		0		0		ns
23	t _{OW}	Output Active from End of Write	1		1		1		1		ns


* Valid for both Read and Write Cycles.



WRITE CYCLE 2: $\overline{CE}$ Controlled.



WRITE CYCLE 3: $\overline{UB}$, $\overline{LB}$ Controlled.



ORDERING INFORMATION									
DP	3S	1M	X	32	P	Y5	- nn	C	
PREFIX	TYPE	MEMORY DEPTH	DESIG	MEMORY WIDTH	DESIG	PACKAGE	SPEED	GRADE	
								C	COMMERCIAL
								CI	COMMERCIAL PROCESSED- INDUSTRIAL TEMPERATURE
								10	10ns
								12	12ns
								15	15ns
								20	20ns
									80-PIN LP-STACK
									16 MEG BASED DEVICES
									MEMORY MODULE WITHOUT SUPPORT LOGIC
									3.3 VOLT CMOS SRAM

NOTES:

1. All voltages are with respect to V_{SS} .
2. -1.5V min. (Pulse Width ≤ 4 ns) for $I \leq 20$ mA.
3. V_{IH} (max.)= $V_{DD}+1.5$ Vdc (Pulse Width ≤ 4 ns) for $I \leq 20$ mA.
4. Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
5. This parameter is guaranteed and not 100% tested.
6. Transition is measured at the point of ± 500 mV from steady state voltage.
7. When $\overline{OE}$ and $\overline{CE}$ are LOW and $\overline{WE}$ is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
7. The outputs are in a high impedance state when $\overline{WE}$ is LOW.
9. Chip Enable and Write Enable can initiate and terminate WRITE Cycle.

