

August 1986 Revised March 2000

DM74LS75 Quad Latch

General Description

These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable is HIGH, and the Q output will follow the data input as long as the enable remains HIGH. When the enable goes LOW, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the enable is permitted to go HIGH.


These latches feature complementary Q and \overline{Q} outputs from a 4-bit latch, and are available in 16-pin packages.

Ordering Code:

Order Number	Package Number	Package Description
DM74LS75M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS75N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram



Function Table (Each Latch)


Inp	uts	Outputs		
D	Enable	Q	Q	
L	Н	L	Н	
Н	Н	Н	L	
Х	L	Q_0	\overline{Q}_0	

H = HIGH Level

X = Don't Care

 ${\bf Q}_0 = {\sf The\ Level}$ of Q Before the HIGH-to-LOW Transition of ENABLE

Connection Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range $0^{\circ}\text{C to } +70^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to } +150^{\circ}\text{C}$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
Гон	HIGH Level Output Current			-0.4	mA
OL	LOW Level Output Current			8	mA
·w	Enable Pulse Width (Note 5)	20			ns
^t su	Setup Time (Note 5)	20			ns
ŀн	Hold Time (Note 5)	0			ns
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V _{OH}	HIGH Level	V _{CC} = Min, I _{OH} = Max		2.7	3.5		V
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$		2.1			V
V _{OL}	LOW Level	V _{CC} = Min, I _{OL} = Max			0.35	0.5 V	
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$			0.55		V
		I _{OL} = 4 mA, V _{CC} = Min			0.25	0.4	1
lı	Input Current @ Max	$V_{CC} = Max, V_I = 7V$	D			0.1	mA
	Input Voltage		Enable			0.4	INA
I _{IH}	HIGH Level Input	$V_{CC} = Max, V_I = 2.7V$	D 20	20	μА		
	Current		Enable			80	μА
I _{IL}	LOW Level Input	$V_{CC} = Max, V_I = 0.4V$	D			-0.4	mA
	Current		Enable			-1.6	IIIA
Ios	Short Circuit Output Current	V _{CC} = Max (Note 2)		-20		-100	mA
Icc	Supply Current	V _{CC} = Max (Note 3)			6.3	12	mA

Note 2: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 4: $\ensuremath{\text{I}_{\text{CC}}}$ is measured with all outputs open and all inputs grounded.

Note 5: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Switching Characteristics


at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

Symbol	Parameter	From (Input) To (Output)	$R_L = 2 k\Omega$				
			C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	1
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	D to Q		27		30	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	D to Q		17		25	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	D to Q		20		25	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	D to Q		15		20	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Enable to Q		27		30	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Enable to Q		25		30	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Enable to Q		30		30	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Enable to Q		15		20	ns



16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com