

Preliminary

Product Features


- Two differential host clocks pairs
- One 3V Mref reference clock for memory reference seeds (separate single ended, but 180 degrees out of phase)
- Three 3V, 66 MHz clocks
- Ten 3V, 33 MHz PCI clocks
- Two 48 MHz clocks

- Two 14.318 MHz reference clocks
- Select logic for Differential Swing Control, Test mode, Hi-Z, Power-down, Spread spectrum, and limited frequency select
- External resistor for current reference
- 48 Pin SSOP and TSSOP Package


Frequency Selection Table

SEL 133/100	SELA	SELB	CPU(1:2)/ CPU# (1:2)	3Vmref/ 3Vmref_b	3V66 (0:2)	PCI (1:10)	48M (0:1)	Ref (1:2)
0	0	0	100 MHz	50 MHz	66.7 MHz	33.3 MHz	48 MHz	14.318 MHz
0	0	1	105 MHz	52.5MHz	70.0 MHz	35.0 MHz	48 MHz	14.318 MHz
0	1	0	200 MHz	50 MHz	66.7 MHz	33.3 MHz	48 MHz	14.318 MHz
0	1	1	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
1	0	0	133 MHz	66.7 MHz	66.7 MHz	33.3 MHz	48 MHz	14.318 MHz
1	0	1	126.7 MHz	63.3 MHz	63.3 MHz	31.7 MHz	48 MHz	14.318 MHz
1	1	0	200 MHz	66.7 MHz	66.7 MHz	33.3 MHz	48 MHz	14.318 MHz
1	1	1	XIN/2	XIN/4	XIN/4	XIN/8	XIN/2	XIN

Block Diagram



Pin Configuration







Preliminary

Pin Description

	PIN No. Dir Nome 1/0 Decorintion									
PIN No.	Pin Name	I/O	Description							
45	3Vmref	0	3V reference to memory clock driver. It is synchronous to the CPU clock.							
44	3Vmref_b	0	3V reference to memory clock driver (180° out of phase with 3Vmref).							
42*	Spread#	I	Invokes Spread Spectrum functionality on the Differential CPU clocks, 66 MHz clocks, 33 MHz PCI clocks, and the Mref/Mref_b clocks. Active Low.							
41	CPU1	0	CPU clock pair. These two differential clocks are 180° out of phase with each							
40	CPU1#		other. See the table on page 1 of this data sheet for the frequency selections.							
38	CPU2	0	CPU clock pair. These two differential clocks are 180° out of phase with each							
37	CPU2#		other. See the table on page 1 of this data sheet for the frequency selections.							
35	I_Ref		This pin is the reference current input for the CPU pairs. This pin takes a fixed precision resistor (Rr) tied to ground (see pg. 12) in order to establish the appropriate current.							
30, 29, 27	3V66 (0;2)	0	66.67 MHz 3.3 Volt outputs.							
32*	PwrDwn#	I	When asserted low, this pin invokes power-down mode by shutting off all the clocks, disabling all internal circuitry, and shutting down the crystal oscillator. The 3Vmref, 3Vmref_B, 3V66, REF and CPU clocks are driven low during this condition. It has a 250 K Ω internal pull-up.							
23*	48 M0/SeIA		SelA and SelB inputs are sensed on power-up and then internally latched prior to							
24*	48 M1/SelB		the pin being used for output of 3V 48 MHz clocks.							
21*	SEL100/133	I	CPU frequency select pin. Low = 100 MHz, High = 133 MHz.							
4	XOUT	0	14.318 MHz crystal output.							
3	XIN	I	14.318 MHz crystal input.							
2	Ref_Out	0	14.318 MHz reference outputs.							
48 1	Ref1/MultSel (0) Ref2/MultSel (1)	I	MultSel0 and MultSel1 inputs are sensed on power-up and then internally latched prior to the pin being used for output of 3V 14.318 MHz clocks. They sel Iref values, see pg. 11.							
19, 18, 16, 15, 13, 12, 10, 9, 7, 6	PCI (1:10)	0	3.3V 33 MHz outputs. These clocks are used for onboard and plugin slot PCI devices.							
46	VDDM	Р	Power pin for 3 Vmref and 3Vmref_b dedicated use.							
43	VSSM	Р	Ground pin for 3Vmref and 3Vmref_b dedicated use.							
39	VDDC	Р	Power pin for CPU/CPU# dedicated use.							
36	VSSC	Р	Ground pin for CPU/CPU# dedicated use.							
34	VDD	Р	Power pin for dedicated core use.							
33	VSS	Р	Ground pin for dedicated core use.							
31, 26	VDDL	Р	Power pins for 3V66 dedicated use.							
28	VSSL	Р	Ground pin for 3V66 dedicated use.							





Preliminary

Pin Description (Cont.)

PIN No.	Pin Name	I/O	Description
25	VDDU	Р	Power pin for 48 MHz dedicated use.
22	VSSU	Р	Ground pin for 48 MHz dedicated use.
20, 14, 8	VDDP	Р	Power pins for PCI dedicated use.
17, 11, 5	VSSP	Р	Ground pins for PCI dedicated use.
47	VDDR	Р	Power pin for Ref clock and Xtal dedicated use.
2	VSSR	Р	Ground pin for Ref clock and Xtal dedicated use.

Note: All pin numbers that are followed with an astirik (*) contain internal pull-up resistors. These internal devices are sufficient enough to guarantee a logic 1 will be sensed internally of no external circuitry is connected.



Preliminary

Power on Bi-Directional Pins

Power Up Condition:

Pins 1, 23, 24, and 48 are Power up bi-directional pins and are used for different features in this device (see Pin description, Page 2). During power-up, these pins are in input mode (see Fig 2, below), therefore, they are considered input select pins internal to the IC. After a settling time, the Selection data is latch into internal control registers and these pins become toggling clock outputs.





Fig. 1

Strapping Resistor Options for pins with internal Pull-ups:

The power up bidirectional pins have a large value pull-up each $(250 \mathrm{K}\Omega)$, therefore, a selection "1" is the default. If the system uses a slow power supply (over 3mS settling time), then **it is recommended** to use an external Pullup (Rup) in order to insure a high selection. In this case, the designer may choose one of two configurations, see Fig. 2A and Fig. 2B.

Fig. 2A represents an additional pull up resistor $50 \text{K}\Omega$ connected from the pin to the power line, which allows a faster pull to a high level.If a selection "0" is desired, then a jumper is placed on JP1 to a $5 \text{K}\Omega$ resistor as implemented as shown in Fig.2A. Please note the selection resistors (Rup, and Rdn) are placed before the Damping resistor (Rd) close to the pin.

Fig. 2B represent a single resistor $10 \mathrm{K}\Omega$ connected to a 3 way jumper, JP2. When a "1" selection is desired, a jumper is placed between leads1 and 3. When a "0" selection is desired, a jumper is placed between leads 1 and 2.







Preliminary

Maximum Ratings

Maximum Input Voltage:VSS - 0.5VMaximum Input Voltage:VDD + 0.7VStorage Temperature:- 65° C to + 150° COperating Temperature: 0° C to + 85° CMaximum ESD protection2000VMaximum Power Supply:5.5V

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, Vin and Vout should be constrained to the range:

VSS<(Vin or Vout)<VDD
Unused inputs must always be tied to an appropriate

logic voltage level (either VSS or VDD).

DC Parameters

Characteristic	Symbol	Min	TYP	Max	Units	Conditions
Supply Voltage	VDD3	3.135		3.465	V	
Input High Voltage	Vih3	2.0		VDD +0.3	V	Note 1
Input Low Voltage	Vil3	VSS - 0.3		0.8	V	Note 1
Input Leakage Current	liL	-5		+5	μΑ	$0 < V_{in} < V_{DD}$
Tri-State leakage Current	loz	-	-	±10	μA	
Input Low Current (@Vin = VSS)	IIL	-66		-5	μA	For pins with internal Pull
Input High Current (@Vin =VDD)	IIH			5	μA	up resistors, Note 3
Dynamic Supply Current	ldd	-	-	250	mA	475Ω current reference at lout=*Iref, CPU=133MHz, MSel0 = 0, MSel1 = 1
Power Down Supply Current	Idd _{PD}	-	-	60	mA	PwrDwn# - Iow
Input Pin Capacitance	Cin			5	pF	Except XIN and XOUT
Crystal Pin capacitance	Cxtal	34	36	38	pF	Measured from Pin to Ground.
Crystal DC Bias Voltage	V _{BIAS}	0.3Vdd	Vdd/2	0.7Vdd	V	
Crystal Startup time	Txs	-	-	40	μS	From Stable 3.3V power supply.
Ambient Temperature	Та	0		70	°C	No Airflow

- 1. Conform to 5V PCI Signaling specification.
- 2. All inputs are specified when using a 3.3V power supply.





Preliminary

AC Parameters

	133 MHz CPU			Iz CPU			
Characteristic	Symbol	Min	Max	Min	Max	Units	Notes
CPU CLK period - average	TPeriod	7.5	7.65	10.0	10.2	nS	11
Absolute minimum CPU CLK Period	Abs/MinPeriod	7.35	N/A	9.85	N/A	nS	11
Output Current (CPU)	loh	12.9	14.9	12/9	14.9	mA	11
(Voltage at given load)	(Voh)	(0.66)	(0.76)	(0.66)	(0.75)	(V)	
	Vol	VSS= 0.0	0.05	VSS = 0.0	0.05	V	11
Vcrossover	Vcrossover	45% Voh	55% Voh	45% Voh	55% Voh	V	11
Host/CPU CLK rise time	TRISE	175	700	175	700	pS	11, 12
Host/CPU CLK fall time	TFALL	175	700	175	700	pS	11, 12
Rise time and fall time matching	Rise/Fall Matching		20%		20%		11
	Overshoot		Voh + 0.2V		Voh + 0.2V		11
	Undershoot	-0.2		-0.2		V	11
Cycle to Cycle jitter	TJcc		200 pS		200 pS	pS	13
CPU to CPU clock skew	Tskew		150		150	pS	
Duty Cycle	Tdc	45	55	45	55	%	11
Mref, Mref_b CLK period	TPeriod	15.0	15.3	20.	20.4	nS	2, 9
Mref, Mref_b CLK high time	THIGH	5.25	N/A	7.5	N/A	nS	5, 10
Mref, Mref_b CLK low time	TLOW	5.05	N/A	7.3	N/A	nS	6, 10
Mref, Mref_b CLK rise time	TRISE	0.4	1.6	0.4	1.6	nS	8
Mref, Mref_b, CLK fall time	TFALL	0.4	1.6	0.4	1.6	nS	8
Mref and Mref_b Duty Cycle	Tdc	45	55	45	55	%	11
Mref & Mref_b Cycle to Cycle jitter	TJcc		250 pS		250 pS	pS	12
REF CLK rise time	TRISE	2.0		2.0		nS	8
REF CLK fall time	TFALL	2.0		2.0		nS	8
REF Duty Cycle	Tdc	45	55	45	55	%	11
REF Cycle to Cycle jitter	TJcc		1.0		1.0	nS	12
48M CLK rise time	TRISE	2.0		2.0		nS	8
48M CLK fall time	TFALL	2.0		2.0		nS	8
48M Duty Cycle	Tdc	45	55	45	55	%	11
48M Cycle to Cycle jitter	TJcc		350		350	pS	12



Preliminary

AC Parameters (Cont.)

7.6 i arametere (Genal)		133 MI	133 MHz CPU		dz CPU		
Characteristic	Symbol	Min	Max	Min	Max	Units	Notes
3V66 CLK period	TPeriod	15.0	16.0	15.0	15.2	nS	
3V66 CLK high time	THIGH	5.25	N/A	5.25	N/A	nS	2, 9
3V66 CLK low time	TLOW	5.05	N/A	5.05	N/A	nS	5, 10
3V66 CLK rise time	TRISE	0.5	2.0	0.5	2.0	nS	6, 10
3V66 CLK fall time	TFALL	0.5	2.0	0.5	2.0	nS	8
3V66 Duty Cycle	Tdc	45	55	45	55	%	11
3V66 to 3V66 clock skew	Tskew		250		250	pS	
3V66 Cycle to Cycle jitter	TJcc		300 pS		300 pS	pS	12
PCI CLK period	TPeriod	30.0		30.0		nS	8
PCI CLK high time	THIGH	12.0		12.0		nS	2, 9
PCI CLK low time	TLOW	12.0		12.0		nS	5, 10
PCI CLK rise time	TRISE	0.5	2.0	0.5	2.0	nS	6, 10
PCI CLK fall time	TFALL	0.5	2.0	0.5	2.0	nS	8
PCI Duty Cycle	Tdc	45	55	45	55	%	11
PCI to PCI clock skew	Tskew		500		500	pS	
PCI Cycle to Cycle jitter	TJcc		500		500	pS	12
Output enable delay (all outputs)	tpZL, tpZH	1.0	10.0	1.0	10.0	nS	
Output disable delay (all outputs)	tpLZ, tpZH	1.0	10.0	1.0	10.0	nS	
All clock Stabilization from power-up	Tstable		3		3	nS	7

Notes:

- 1. All output drivers have monotonic rise/fall times through the specified VOL/VOH levels.
- 2. Period, jitter, offset and skew measured on rising edge @ 1.25V for 2.5V clocks and @1.5V for 3.3V clocks.
- 3. The PCI clock is the Host clock divided by four at Host = 133 MHz. PCI clock is the host clock divided by three at Host = 100 MHz.
- 4. 3V66 is internal VCO frequency divided by four for Host = 133 MHz. 3V66 clock is internal VCO frequency divided by three for Host = 100 MHz.
- 5. THIGH is measured at 2.0V for 2.5V outputs, 2.4V for 3.3V outputs.
- 6. TLOW is measured at 0.4V for all outputs.
- 7. The time specified is measured from when VDD achieves its nominal operating level (typical condition VDD = 3.3V) till the frequency output is stable and operating within specification.
- 8. TRISE and TFALL are measured as a transition through the threshold region Vol = 0.4V and Voh = 2.0V (1 mA) JEDEC Specification.
- 9. The average period over any 1 uS period of time is greater than the minimum specified period.
- 10. Calculated at minimum edge-rate (1V/nS) to guarantee 45/55% duty-cycle. Pulsewidth is wider at faster edge-rate ensuring duty-cycle specification is met.
- 11. CPU clock test load is Rs=33.2 Ohms, Rp = 49.9.



Preliminary

Group Offset Limits

Group	Offset	Measurement Loads (Lumped)	Measure Point
3V66 to PCI	1.5-3.5 nS 3V66 leads	3V66@ 30 pF, PCI @ 30 pF	3V66@ 1.5V, PCI @ 1.5 V

Notes:

Lumped Capacitive Test Loads for Single Ended Outputs

Clock	Max Load	Units	
PCI Clocks (PCLK)	30	pF	
3VMref, 3VMref_b	20	pF	
3V66	30	pF	
48 MHz Clock	20	pF	
REF	20	pF	
CPU (1:6) (1:6)#	Rs = 33.2 Rp = 49.9	Ohm	

Test and Measurement Setup

For Differiential Output Signals

The following shows lumped test load configurations for the differential Host Clock Outputs. Multsel(0:1) = 0, 1





Figure 3. Lumped Test Load Configuration

^{1.} All offsets are to be measured at rising edges.



Preliminary

For Single Ended Output Signals





Preliminary


Spectrum Spread Clocking Description

Spread Spectrum is a modulation technique for distributing clock period over a certain bandwidth (called Spread Bandwidth). This technique allows the distribution of the energy (EMI) over a range of frequencies therefore reducing the radiation generated from clocks. As the spread is a percentage of the rested (non-spread) frequency, it is effective at the fundamental and all its harmonics.

In this device Spread Spectrum is enabled through pin 42 (Spread#). As the name suggests, spread spectrum is enabled when Spread# is low. This pin has a $250 \text{K}\Omega$ internal pull up, therefore, defaults to a high (Spread Spectrum disabled) unless externally forced to a low.

When Spread# is forced low, the device will be down spread (fig.5B) mode at -0.5%, and the center frequency is shifted down from its rested (non-spread) value by -0.25%. (ex.: assuming the center frequency is 100MHz in non-spread mode; when down spread is enabled, the center frequency shifts to 99.75MHz.), see fig.4 below.

Down Spread



Spectrum Analysis

Spectrum Spreading Selection Table

opcoli am opi ce	train opreading ocicotion rabic							
Unspread		Spread Spectrum Parameter						
Frequency in MHz	Down Spreading							
	F Min	F Center	F Max	Spread				
	(MHz)	(MHz)	(MHz)	(%)				
100.0	99.5	99.75	100.0	- 0.5				
133.3	132.3	132.6	133.3	- 0.5				





Preliminary

Host Swing Select Functions

MultSel0	MultSel1	Board Target Trace/TermZ	Reference Rr, Iref = Vdd/(3*Rr)	Output Current	Voh @Z, Iref = 2.32mA
0	0	60 Ohms	Rf = 475 1%, Iref = 2.32mA	loh = 5*Iref	0.7V @ 60
0	0	50 Ohms	Rr = 475 1%, Iref = 2.32mA	loh = 5*lref	0.59V @ 50
0	1	60 Ohms	Rr = 475 1%, Iref = 2.32mA	loh = 6*Iref	0.85V @ 60
0	1	50 Ohms	Rr = 475 1%, Iref = 2.32mA	loh = 6*lref	0.71V @ 50
1	0	60 Ohms	Rr = 475 1%, Iref = 2.32mA	loh = 4*Iref	0.56V @ 60
1	0	50 Ohms	Rr = 475 1%, Iref = 2.32mA	loh = 4*Iref	0.47V @ 50
1	1	60 Ohms	Rr = 475 1%, Iref = 2.32mA	loh = 7*lref	0.99V @ 60
1	1	50 Ohms	Rr = 475 1%, Iref = 2.32mA	loh = 7*lref	0.82V @ 50

Note: The entries in boldface are the primary system configurations of interest. The outputs should be optimized for these configurations.



Preliminary

Buffer Characteristics Current Mode CPU Clock Buffer Characteristics

The current mode output buffer detail and current reference circuit details are contained elsewhere in this datasheet. The following parameters are used to specify output buffer characteristics:

- 1. Output impedance of the current mode buffer circuit Ro (see Figure 3).
- 2. Minimum and maximum required voltage operation range of the circuit Vop (see Figure 3).
- 3. Series resistance in the buffer circuit Ros (see Figure 3).
- 4. Current accuracy at given configuration into nominal test load for given configuration.




Figure 5

Host Clock (HCSL) Buffer Characteristics

Characteristic	Minimum	Maximum
Ro	3000 Ohms (recommended)	N/A
Vout	N/A	1.2V

lout is selectable depending on implementation. The parameters above apply to all configurations. Vout is the voltage at the pin of the device.

The various output current configurations are shown in the host swing select function table. For all configurations, the deviation from the expected output current is +/- 7% as shown in the table current accuracy (page 12).





Preliminary

Current Accuracy

	onic 7 to caracy				
	Conditions	Configuration	Load	Min	Max
lout	VDD = nominal (3.30V)	All combinations of M0, M1	Nominal test load for	-7% Inom	+ 7% Inom
		and Rr shown in host Swing	given configuration		
		Select Function Table			
lout	VDD = 3.30 +/- 5%	All combinations of M0, m1	Nominal test load for	-12% Inom	+ 12% Inom
		and Rr shown in Host Swing	given configuration		
		Select Function Table	·		

Note: Inom refers to the expected current based on the configuration of the device.

Buffer Characteristics for 48 MHz and REF

Characteristic	Symbol	Min	Тур	Max	Units	Conditions
Pull-Up Current Min	IOH _{min}	-12		-53	mA	VOH=VDDmin-0.5V (2.64V)
Pull-Up Current Max	IOH _{max}	-27		-92	mA	VOH=VDDmin/2 (1.56V)
Pull-Down Current Min	IOL _{min}	9		27	mA	VOL=0.4V
Pull-Down Current Max	IOL _{max}	26		79	mA	VOL=VDDmin/2 (1.56V)
3.3V Output Rise Edge Rate	Trh	0.5	-	2.0	V/nS	3.3V +/- 5% @ 0.4V - 2.4 V
3.3V Output Fall Edge Rate	Tfh	0.5	-	2.0	V/nS	3.3V +/- 5% @ 2.4V - 0.4 V
Output Impedance	Z0	20	40	60	Ω	

Buffer Characteristics for 3V66(1:3), PCI (1:10), and 3VMref, 3VMref_b

Characteristic	Symbol	Min	Тур	Max	Units	Conditions
Pull-Up Current Min	IOH_{min}	-11		-83	mA	VOH=VDD-0.5V (2.64V)
Pull-Up Current Max	IOH _{max}	-30		-184	mA	V OH=VDD/2 (1.56V)
Pull-Down Current Min	IOL_{min}	9		38	mA	VOL=0.4V
Pull-Down Current Max	IOL_{max}	28		148	mA	VOL=VDD/2 (1.56V)
3.3V Output Rise Edge Rate	Trh	1/1	-	4/1	V/nS	3.3V +/- 5% @ 0.4V - 2.4 V
3.3V Output Fall Edge Rate	Tfh	1/1	-	4/1	V/nS	3.3V +/- 5% @ 2.4V - 0.4 V
Output Impedance	ZO	12	30	55	Ω	



Preliminary

Suggested Oscillator Crystal Parameters

Cuggotta Comator Crystarr arameters							
Characteristic	Symbol	Min	Тур	Max	Units	Conditions	
Frequency	Fo	14.17	14.31818	14.46	MHz		
Tolerance	Tc	-	-	+/-100	PPM	Note 1	
Frequency Stability	Ts	-	-	+/- 100	PPM	Stability (T _A -10 to +60C) Note 1	
Operating Mode	-	-	-	-		Parallel Resonant, Note 1	
Load Capacitance	C _{XTAL}	-	20	-	pF	The crystal's rated load. Note 1	
Effective Series Resistance (ESR)	R _{ESR}	-	40	-	Ohms	Note 2	

Note1: For best performance and accurate frequencies from this device, It is recommended but not mandatory that the chosen crystal meets or exceeds these specifications

Note 2: Larger values may cause this device to exibit oscillator startup problems

To obtain the maximum accuracy, the total circuit loading capacitance should be equal to C_{XTAL} . This loading capacitance is the effective capacitance across the crystal pins and includes the clock generating device pin capacitance (C_{FTG}), any circuit trace capacitance (C_{PCB}), and any onboard discrete load capacitance (C_{DISC}).

The following formula and schematic illustrates the application of the loading specification of a crystal (C_{XTAL})for a design.

$$C_{L} = (C_{XINPCB} + C_{XINFTG} + C_{XINDISC}) X (C_{XOUTPCB} + C_{XOUTFTG} + C_{XOUTDISC})$$

$$(C_{XINPCB} + C_{XINFTG} + C_{XINDISC}) + (C_{XOUTPCB} + C_{XOUTFTG} + C_{OUTDISC})$$

Where:

 C_{XTAL} = the load rating of the crystal


C_{XOUTFTG} = the clock generators XIN pin effective device internal capacitance to ground C_{XOUTFTG} = the clock generators XOUT pin effective device internal capacitance to ground

CXINPCB = the effective capacitance to ground of the crystal to device PCB trace

CXOUTPCB = the effective capacitance to ground of the crystal to device PCB trace

CXINDISC = any discrete capacitance that is placed between the XIN pin and ground

CXOUTDISC = any discrete capacitance that is placed between the XOUT pin and ground



As an example, and using this formula for this datasheet's device, a design that has no discrete loading capacitors (C_{DISC}) and each of the crystal to device PCB traces has a capacitance (C_{PCB}) to ground of 4pF (typical value) would calculate as:


$$C_L = \frac{(4pF + 36pF + 0pF) \times (4pF + 36pF + 0pF)}{(4pF + 36pF + 0pF) + (4pF + 36pF + 0pF)} = \frac{40 \times 40}{40 + 40} = \frac{1600}{80} = 20pF$$

Therefore to obtain output frequencies that are as close to this data sheets specified values as possible, in this design example, you should specify a parallel cut crystal that is designed to work into a load of 20pF



Preliminary

Package Drawing and Dimensions (48 Pin SSOP and TSSOP)



48 Pin TSSOP Dimensions

	INCHES			MILLIMETERS		
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX
Α	-	-	0.047	-	-	1.20
A1	0.002	0.004	0.006	0.05	0.10	0.15
A2	0.031	0.035	0.041	0.50	1	1.05
L	0.018	0.023	0.030	0.45	0.60	0.75
b	0.007	-	0.011	0.170	-	0.27
С	0.004	-	0.007	0.105	-	0.175
θ	0°	-	8°			
е	0.020 BSC				0.50 BSC	;
D	0.488	0.492	0.496	12.40	12.50	12.60
E	0.236	0.240	0.244	6.00	6.1	6.20

48 Pin SSOP Outline Dimensions

	INCHES			MII	LIMETE	RS
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.095	0.102	0.110	2.41	2.59	2.79
A ₁	0.008	0.012	0.016	0.20	0.30	0.41
A2	0.088	-	0.092	2.24	-	2.34
b	0.008	0.010	0.0135	0.203	0.254	0.343
С	0.005	0.008	0.010	0.127	0.20	0.254
D	0.620	0.625	0.630	15.75	15.88	16.00
Е	0.291	0.295	0.299	7.39	7.49	7.60
е	0.025 BSC			C	.635 BS	С
Н	0.395	0.408	0.420	10.03	10.36	10.67
L	0.020	0.030	0.040	0.508	0.76	1.016
а	00	40	80	00	4º	8°





Preliminary

Ordering Information

Part Number	Package Type	Production Flow
C9853AY	48 Pin SSOP	Commercial, 0°C to +70°C
C9853AT	48 Pin TSSOP	Commercial, 0°C to +70°C

Marking: Example: IM

C9853AY

Date Code, Lot #

