

GENERAL DESCRIPTION

This product is SD Digital-To-Analog Converter for digital audio System (CDP). The product contains Serial-to-Parallel Converter and Compensation Filter, Digital Volume Attenuator by the MICOM Interface, De-Emphasis Filter, FIR filter, Sinc Filter, digital sigma-delta modulator, analog postfilter, AIF (Anti-Image-Filter). The normal input and output channels provides 95dB SNR (Signal to Noise Ratio) over in band (20kHz).

The product employs the 1bit 4th-order sigma-delta architecture with 16bit resolution, over sampling of 64X. And analog postfilter with low clock sensitivity and linear phase, filters the shaping-noise and outputs analog voltage with high resolution. An on-chip reference voltage is included to allow single supply operations.


FEATURES

- 16bit SD Digital-To-Analog Converter
- On-Chip Analog Postfilter
- Filtered Line-Level Outputs, Linear Phase Filtering
- On-Chip Voltage Reference
- 90dB SNR
- Sampling Rate 32KHz/44.1kHz/48KHz
- Input Rate 1Fs or 2Fs by Normal Mode/Double Mode Selection
- Zero Input Detection Mute
- On-Chip Compensation Filter
- Input Volume Attenuator by the MICOM Interface
- On-Chip De-Emphasis Filter (32KHz/44.1KHz/48KHz)
- On-Chip 4 times oversampling Digital Filter
- Low Clock Jitter Sensitivity
- Single 3.3V ~ 2.5V Power Supply


APPLICATIONS

CD Player, Portable CD Player, CD-ROM, Video-CD, Mini-Disk, DVD etc

FUNCTIONAL BLOCK DIAGRAM



EMBEDDED CORE BLOCK DIAGRAM



EMBEDDED CORE USER GUIDE

- Digital serial data input and clock input refer to digital input format.
- Digital control pins inform refer to pin description.
- Micom I/F pin inform refer to micom interface. IDNUM<7:0> are ID number setting pins for micom Interface.
- External application of analog output pins refer to application circuit.
- If you want to test only embedded analog core block (Sigma-Delta DAC), you can do it just adding the 4 pins to supply digital serial input data (LRCK, BCK, SDATA, MSCK) and MUX block.
- Analog power(VDDA,VSSA) and digital power(VDDD, VSSD) should be seperated.
- VBB pin should be connected to analog ground.
- Two pads should be dedicated to analog power(VDDA, VSSA)
- If you need not use test mode for the testability of internal core block, you make internal core block test pins disable state. (Test Input pins are 'L' state and Test output, bidirection pins leave floating)
- SC<1:0> Pins are Calibration range scale control inputs for Analog LPF

CORE PIN DESCRIPTION

Symbol	I/O Type	I/O Pad	Description
Power Supply Pins			
VDDD	DP	vdd3t_bb	Digital Supply
VSSD	DG	vsst_bb	Digital Ground
VDDA	AP	vdd3t_bb	Analog Supply
VSSA	AG	vsst_bb	Analog Ground
Digital Pins			
MSCK	DI	picc_bb	Master Clock Input. 384Fs Clock
BCK	DI	picc_bb	Bit Clock Input. (32Fs or 64Fs)
LRCK	DI	picc_bb	Sample Rate Clock Input. (Fs or 2Fs)
SDATA	DI	picc_bb	Serial Digital Input
MCLK	DI	picc_bb	Micom Interface Clock Input
MLD	DI	picc_bb	Micom Interface Command load Input (When low,load)
MDATA	DI	picc_bb	Micom Interface Command Data Input
DEEM	DI	picc_bb	De-Emphasis On/Off. "H" is enabled. "L" is disabled.
DN	DI	picc_bb	Input Rate Select. High is Double(2Fs) Mode, Low is Normal(Fs) Mode.
MUTEL	DI	picc_bb	Analog Output Mute. "L" enabled
ZDENL	DI	picc_bb	Zero Input Detection Enable. "L" is enabled. "H" is disabled
FSEL<1:0>	DI	picc_bb	De-Emphasis Sampling Frequency Mode Select FSEL<1:0> Sampling Frequency H H 48KHz H L 32KHz L H 48KHz L L 44.1KHz
IDNUM<7:0>	DI	picc_bb	Micom Interface ID Number setting Input
PDL	DI	picc_bb	Power Down. "L" enabled
RSTB	DI	picc_bb	Reset Input. "L" Enabled
SC<1:0>	DI	picc_bb	Calibration Range Scale Control Inputs. SC<1:0>="LL" Normal Range SC<1:0>="LH" 2x Range SC<1:0>="HL" 4x Range SC<1:0>="HH" 0.5x Range
ZDENH	DO	pot2_bb	Zerro Data Detection Output. When Input Data is continuously zero for more than 4096*sampling time(fs), ZDENH becomes to H
Analog Pins			
AOUTL	AO	poa_bb	Analog Output for L-CH
AOUTR	AO	poa_bb	Analog Output for R-CH


CORE PIN DESCRIPTION (Continued)

Symbol	I/O Type	I/O Pad	Description
VHALF	AO	poar50_bb	Reference Voltage Output for Bypass
VREF	AO	poar50_bb	Reference Voltage Output for Bypass
VREFIN	AI		Each ports must be connected to VHALF PAD.
VCOML			Each ports must be connected to VREF PAD.
VCOMCL			
VCOMML			
VREFPL			
VCOMR			
VCOMRL			
VCOMCR			
VCOMMR			
VREFPR			
REFSAR			
VREFML			Each ports must be connected to VSSA PAD.
VREFMR			
Core Internal Block Test Pins			
BISTONP	DI	picc_bb	Memory Bist Test Mode. "H" enabled
TSEL	DI	picc_bb	Test pin for Analog Postfilter Input Selection
IFS64	DI	picc_bb	64X Sampling Clock Input for Analog Postfilter (When TSEL=H)
IADSL	DI	picc_bb	Inputs for Analog Postfilter of L-CH (When TSEL=H)
IADSR	DI	picc_bb	Inputs for Analog Postfilter of R-CH (When TSEL=H)
SDIAG	DO	pot2_bb	Test Output pin for embeded memory BIST (BIST_ON="H")
SERRORB	DO	pot2_bb	Test Output Pin for Embeded memory BIST (BIST_ON="H")
OFS64	DO	pot2_bb	64X Sampling Clock output for Digital sigma-delta Modulator
ODSL	DO	pot2_bb	L-CH Output for Digital sigma-delta Modulator.
ODSR	DO	pot2_bb	R-CH Output for Digital sigma-delta Modulator.
IREF	AB	poa_bb	Test Pin for Analog Supply Current

I/O Type Abbr.

- AI: Analog Input
- DI: Digital Input
- AO: Analog Output
- DO: Digital Output
- AB: Analog Bidirectional
- DB: Digital Bidirectional
- AP: Analog Power
- DP: Digital Power
- AG: Analog Ground
- DG: Digital Ground

CORE CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Characteristics	Symbol	Values	Unit
Supply Voltage	VDDD,VDDA	-0.15 ~ 3.8	V
Voltage on Any Digital Pin	Vin	VSSD-0.15 to VDDD+0.15	V
Storage Temperature Range	Tstg	-45 to +125	°C

RECOMMENDED OPERATING CONDITIONS

Charateristics	SYMBOL	MIN	TYP	MAX	UNITS
Supply Voltage	VDDD VDDA	2.3	2.5	3.6	V
Operating Temp.	Topr	0	25	70	°C

ELECTRICAL CHARACTERISTICS

(VDDD,VDDA=2.5V, Temp=25°C, Fs=44.1kHz, Signal Frequency=20-20kHz, Clod of AoutL, AoutR=10pF)

Parameter	Min	Typ	Max	Units
Resolution		16		bits
SNR ^{<1>}	80	90		dB
THD ^{<2>}		0.005	0.01	%
SND(THD+Noise) ^{<3>}	76	80		dB
Dynamic Range ^{<4>}	85	90		dB
Reference Voltage Ouput		0.5 x VDDA		V
Frequency Responce		± 0.1	± 0.5	dB
Analog Output				
Voltage Range		0.75 x VDDA		Vpp
Load Impedance	10k			Ω
Digital Filter				
Pass Band Ripple		± 0.0072		dB
Stop Band Attenuation		62.7		dB
Pass Band		0.45		Fs
Power Supply				
Analog Current		2	3	mA
Digital Current		5	6	mA
Power Dissipation		17.5	22.5	mW
Power Down Current		0.1	1	mA

NOTES:

- 1kHz 0dB Sinewave Input, EIAJ
- 1kHz -3dB Sinewave Input
- 1kHz 0dB Sinewave Input, (Not EIAJ)
- 1kHz -60dB Sinewve Input, and then measured data + 60dB

AC TIMING CHARACTERISTICS

(VDDD=2.5V, VSSD=0V, VBB = 0V, Temp=25°C, Sampling Frequency = 44.1kHz)

Characteristics	Symbol	Min	Typ	Max	Unit
MSCK Frequency	Fmck	–	16.9344	–	MHz
BCK Frequency (Normal/Doube Mode)	Fbck		1.4112 / 2.8224 (Normal / Double)	–	MHz
MSCK Rising and LRCK Edge Dealay	Tmld	10	–	–	ns
MSCK Risng and LRCK Edge Setup Time	Tmlst	10	–	–	ns
BCK Rising and LRCK Edge Dealay	Tbld	10	–	–	ns
BCK Risng and LRCK Edge Setup Time	Tblst	10	–	–	ns
SDATA and BCK Rising Setup Time	Tsbst	10	–	–	ns
BCK Ring and SDATA Hold Time	Tbsht	10	–	–	ns




Figure 1. Timing Chart

CLOCK INPUT AND SERIAL INPUT DATA INFORM (FS=44.1KHZ)

DN is normal and double mode selection control pin. Refer to the following table for clock input inform.

Table 1. Input Clock Informs

	Normal Mode (DN='Low')	Double Mode (DN='High')
LRCK	44.1kHz(=1*Fs)	88.2kHz(=2*Fs)
MSCK	16.9344MHz(=384*Fs)	16.9344MHz(=384*Fs)
BCK	1.4112MHz(=32*Fs)	2.8224MHz(=64*Fs)

Serial input data (SDATA) is MSB first at falling edge triggered of BCK.




Figure 2. Digital Input Data Format

MICOM INTERFACE (DIGITAL ATTENUATION)

This product can do the function of digital attenuation whenever it receives the MDATA, MLD, MCLK signals from the MICOM. When the 14-bit serial data is applied to the MDATA, MCLK, MLD in the form of Fig3, according to the data digital attenuation is accomplished. The lower eight bits (LSB First Format-Bin) should be micon interface ID number and according to the upper 6 bits (LSB First Format-Bin) the attenuation level can be adjusted. (see Table3) When RSTB is low state the latch circuitry for setting the attenuation level becomes reset and the attenuation level is 0dB. At this instance, because the digital filter circuit gets to stop operation the act of attenuation is impossible. In addition, whenever MDATA is not carried, MCLK must be 'HIGH' state. In case of no attenuation function needed, MDATA should be 'L', MCLK and MLD should be 'H'.




Figure 3. MICOM Interface Timing Chart

FSEL<1:0> is de-emphasis sampling frequency mode selection control pin. Refer to the following table for function inform.

Table 2. De-Emphasis Sampling Frequency Mode Selection

FSEL<1>\ FSEL<0>	"High"	"Low"
"High"	48kHz	32kHz
"Low"	48KHz	44.1KHz

Table 3. Digital Attenuation Level

MDATA							Attenuation	MDATA							Attenuation
MSB ~ LSB	MSB	~	MSB	~	MSB	LSB	Level (dB)	MSB ~ LSB	MSB	~	MSB	~	MSB	LSB	Level (dB)
ID7 ~ ID0	M5	M4	M3	M2	M1	M0		ID7 ~ ID0	M5	M4	M3	M2	M1	M0	
IDNUM<7:0>	0	0	0	0	0	0	0	IDNUN<7:0>	1	0	0	0	0	0	-6.30
IDNUM<7:0>	0	0	0	0	0	0	1	IDNUN<7:0>	1	0	0	0	0	1	-6.58
IDNUM<7:0>	0	0	0	0	0	1	0	IDNUN<7:0>	1	0	0	0	1	0	-6.88
IDNUM<7:0>	0	0	0	0	1	1	0	IDNUN<7:0>	1	0	0	0	1	1	-7.18
IDNUN<7:0>	0	0	0	1	0	0	0	IDNUN<7:0>	1	0	0	1	0	0	-7.50
IDNUN<7:0>	0	0	0	1	0	1	0	IDNUN<7:0>	1	0	0	1	0	1	-7.82
IDNUN<7:0>	0	0	0	1	1	0	0	IDNUN<7:0>	1	0	0	1	1	0	-8.16
IDNUN<7:0>	0	0	0	1	1	1	0	IDNUN<7:0>	1	0	0	1	1	1	-8.52
IDNUN<7:0>	0	0	1	0	0	0	0	IDNUN<7:0>	1	0	1	0	0	0	-8.89
IDNUN<7:0>	0	0	1	0	0	1	0	IDNUN<7:0>	1	0	1	0	0	1	-9.28
IDNUN<7:0>	0	0	1	0	1	0	0	IDNUN<7:0>	1	0	1	0	1	0	-9.68
IDNUN<7:0>	0	0	1	0	1	1	0	IDNUN<7:0>	1	0	1	0	1	1	-10.10
IDNUN<7:0>	0	0	1	1	0	0	0	IDNUN<7:0>	1	0	1	1	0	0	-10.55
IDNUN<7:0>	0	0	1	1	0	1	0	IDNUN<7:0>	1	0	1	1	0	1	-11.02
IDNUN<7:0>	0	0	1	1	1	0	0	IDNUN<7:0>	1	0	1	1	1	0	-11.51
IDNUN<7:0>	0	0	1	1	1	1	0	IDNUN<7:0>	1	0	1	1	1	1	-12.04
IDNUN<7:0>	0	1	0	0	0	0	0	IDNUN<7:0>	1	1	0	0	0	0	-12.60
IDNUN<7:0>	0	1	0	0	0	1	0	IDNUN<7:0>	1	1	0	0	0	1	-13.20
IDNUN<7:0>	0	1	0	0	1	0	0	IDNUN<7:0>	1	1	0	0	1	0	-13.84
IDNUN<7:0>	0	1	0	0	1	1	0	IDNUN<7:0>	1	1	0	0	1	1	-14.54
IDNUN<7:0>	0	1	0	1	0	0	0	IDNUN<7:0>	1	1	0	1	0	0	-15.30
IDNUN<7:0>	0	1	0	1	0	1	0	IDNUN<7:0>	1	1	0	1	0	1	-16.12
IDNUN<7:0>	0	1	0	1	1	0	0	IDNUN<7:0>	1	1	0	1	1	0	-17.04
IDNUN<7:0>	0	1	0	1	1	1	0	IDNUN<7:0>	1	1	0	1	1	1	-18.06
IDNUN<7:0>	0	1	1	0	0	0	0	IDNUN<7:0>	1	1	1	0	0	0	-19.22
IDNUN<7:0>	0	1	1	0	0	1	0	IDNUN<7:0>	1	1	1	0	0	1	-20.56
IDNUN<7:0>	0	1	1	0	1	0	0	IDNUN<7:0>	1	1	1	0	1	0	-22.14
IDNUN<7:0>	0	1	1	0	1	1	0	IDNUN<7:0>	1	1	1	0	1	1	-24.08
IDNUN<7:0>	0	1	1	1	0	0	0	IDNUN<7:0>	1	1	1	1	0	0	-26.58
IDNUN<7:0>	0	1	1	1	0	1	0	IDNUN<7:0>	1	1	1	1	0	1	-30.10
IDNUN<7:0>	0	1	1	1	1	0	0	IDNUN<7:0>	1	1	1	1	1	0	-36.12
IDNUN<7:0>	0	1	1	1	1	1	0	IDNUN<7:0>	1	1	1	1	1	1	-jÄ

FUNCTIONAL DESCRIPTION




Figure 4. Funtional Block Diagram

Fig4 is the 1bit 4th order sigma-delta DAC block daigram. S/P Converter converts serial 16bit input data to parallel 16bit data. Digital input data is attenuated by MICOM interface pin control. Compensation Filter compensates gain droop in Passband by Sinc Filter and Sigma-Dellta Modulator Signal Transfer Function. De-emphasis Block de-emphasizes pre-emphasised input data to emphssize high frequency in audible band. FIR Filter perfoms 4X interpolation. And it outputs 4Fs(DN='Low') rate data or 8Fs(DN='High') rate data by variabed input data rate. It also removes the images of the input signal that are present at multiples of the input sample frequency. And Sinc filter makes the constant 64Fs rate data by 16 times or 8 times upsampling FIR Filter output data according to DN(Double/Normal Mode) Pin Selection. This operation introduces a sinc function responce on the resulting frequency spectrum, which greatly attenuates the energy of images at the multifules of 4Fs(or 8Fs).

Digital sigma-delta modulator of bit-stream type has the IFL (Inverse-Follower-Leader) topology, and it performs a noise-shaping function. The modulator shapes the quantization noise by suppressing its in-band component and pushes the noise energy of outside the band-of-interest without deteriorating the audio input signal. The 64 times oversampled 1-bit PDM outputs from the modulator drives a analog postfilter.

The analog postfilter comprises SC-postfilter, anti-imaging filter. The SC-postfilter removes the quantization noise shaped to out-of-band by digital sigma-delta modulator. This analog filter has the good clock jitter characteristic and very linear characteristic. And following the CTF(continuous time filter) removes the sampling images and makes the high resolution analog output.

APPLICATION CIRCUIT




Figure 5. Bypass Capacitor for Power Supply Pins




Figure 6. Bypass Capacitors for Reference Pins

Analog pins and digital pins must be separated, Analog pins should be located on the analog ground plane and digital pins should be located on the digital ground plane. Analog ground and digital ground connection is recommended to only one path through ferrite bead like Fig5. Supply bypass capacitors should be located as close as possible to chip. Small bypass capacitor (0.1 μ F) should be positioned first to chip than large bypass capacitor (10 μ F).

Reference (VHALF, VREF) bypass capacitors (Fig6) should be located as close as possible to chip.




Figure 7. Analog Output Application

Fig7 is simple high pass filter circuit for analog output. It performs ac-coupling for analog output signal from analog common level to analog ground. Recommended component values are 1 μ F and 100k Ω .

User Guide

— This analog Core Verilog behavioral-modeling will be supplied.

FEEDBACK REQUEST

Sigma-Delta DAC Specification

We appreciate your interest in our products. If you have further questions, please specify in the attached form. Thank you very much.

Parameter	Min	Typ	Max	Unit	Remarks
supply voltage				V	
Max master clock frequency				Hz	
Operating temperature				°C	
Sampling Frequency				Hz	
Dynamic range				dB	
Total harmonic distortion				dB	
Signal-to-noise ratio				dB	
Input format resolution (Serial/Parallel interface)				Bit	
Channel	Mono		Stereo		
Power dissipation				mW	
Full scale output voltage range				Vpp	
Group delay				sec	
Phase linearity deviation for passband region				– (Deg)	
Peak-to-peak frequency response ripple for passband region				dB	

- Could you explain external/internal pin configurations as required?
- Specially requested function list:

NOTES