



SLUS530C - SEPTEMBER 2002 - REVISED JUNE 2003

# SINGLE-CHIP, LI-ION CHARGE MANAGEMENT IC FOR HANDHELD APPLICATIONS (bqTINY™)

## FEATURES

- Small 3 mm × 3 mm MLP (QFN) Package
- Ideal for Low-Dropout Designs for Single-Cell Li–Ion or Li–Pol Packs in Space Limited Applications
- Integrated Power FET and Current Sensor for Up to 1-A Charge Applications
- Reverse Leakage Protection Prevents Battery Drainage
- Integrated Current and Voltage Regulation
- ± 0.5% Voltage Regulation Accuracy
- Charge Termination by Minimum Current and Time
- Precharge Conditioning With Safety Timer
- Status Outputs for LED or System Interface Indicates Charge and Fault Conditions
- Battery Insertion and Removal Detection
- Works With Regulated and Unregulated Supplies
- Short-Circuit Protection

## **APPLICATIONS**


- Cellular Phones
- PDAs, MP3 Players
- Digital Cameras
- Internet Appliances

## DESCRIPTION

The bqTINY<sup>™</sup> series are highly integrated Li-Ion and Li-Pol linear charge management devices targeted at space limited portable applications. The bqTINY<sup>™</sup> series offer integrated powerFET and current sensor, reverse blocking protection, high accuracy current and voltage regulation, charge status, and charge termination, in a small package.

The bqTINY<sup>m</sup> charges the battery in three phases: conditioning, constant current, and constant voltage. Charge is terminated based on minimum current. An internal charge timer provides a backup safety feature for charge termination. The bqTINY<sup>m</sup> automatically re-starts the charge if the battery voltage falls below an internal threshold. The bqTINY<sup>m</sup> automatically enters sleep mode when V<sub>CC</sub> supply is removed.

In addition to the standard features, different versions of the bqTINY<sup>m</sup> offer a multitude of additional features. These include temperature sensing input for detecting hot or cold battery packs; power good (PG) output indicating the presence of input power; a TTL–level charge-enable input (CE) used to disable or enable the charge process; and a TTL-level timer and termination enable (TTE) input used to disable or enable the fast-charge timer and charge termination.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

bqTINYis a trademark of Texas Instruments Incorporated.

UDG-02106



SLUS530C - SEPTEMBER 2002 - REVISED JUNE 2003



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **ORDERING INFORMATION**

тд	CHARGE REGULATION VOLTAGE (V) <sup>(1)</sup>	OPTIONAL FUNCTIONS <sup>(1)</sup>	PART NUMBER <sup>(2)</sup>	MARKINGS
	4.2	PG and TS	bq24010DRC	AZN
–40°C to 125°C	4.2	PG and CE	bq24012DRC	AZP
	4.2	CE and TTE	bq24013DRC	AZQ
	4.2	CE and TS	bq24014DRC	AZR

(1) Contact Texas Instruments for other options.

(2) The DRC package is available only taped and reeled. Add R suffix to device type (e.g. bq24210DRCR) to order. Quantities are 3,000 devices per reel.

#### **DISSIPATION RATINGS**

PACKAGE	θJA	T <sub>A</sub> < 40°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 40°C
DRC <sup>(1)</sup>	47 °C/W	1.5 W	0.021 W/°C

(1) This data is based on using the JEDEC High-K board and the exposed die pad is connected to a copper pad on the board. This is connected to the ground plane by a 2x3 via matrix.

## ABSOLUTE MAXIMUM RATINGS(1)

			UNIT		
Supply voltage range, (V <sub>CC</sub> all with respect to $V_{SS}$ )	18				
(3)	IN, STAT1, STAT2, TS, PG, CE, TTE	VCC			
Input voltage range <sup>(2)</sup>	BAT, OUT, ISET	7	V		
Voltage difference between V <sub>CC</sub> and IN inputs V <sub>CC</sub> – V <sub>IN</sub>		± 0.5			
Output sink/source current	STAT1, STAT2, PG	15	mA		
Output current	IN, OUT	1.5	А		
Operating free-air temperature range, TA	40.4.405				
Junction temperature range, TJ	-40 to 125				
Storage temperature, T <sub>Stg</sub>	-65 to 150	°C			
Lead temperature 1,6 mm (1/16 inch) from case for 10	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds				

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to VSS.

## **RECOMMENDED OPERATING CONDITIONS(1)**

	MIN	NOM MAX	UNIT
Supply voltage <sup>(1)</sup> , V <sub>CC</sub>	3.0	16.5	v
Input voltage <sup>(1)</sup> , V <sub>IN</sub>	3.0	16.5	V
Operating junction temperature range, TJ	-40	125	°C

(1) Pins VCC and IN must be tied together.



## **ELECTRICAL CHARACTERISTICS**

over  $~0^{\circ}C \leq T_J \leq 125^{\circ}C$  and recommended supply voltage, unless otherwise noted

PARAMETER	PARAMETER TEST CONDITIONS				UNIT
INPUT CURRENT	· · · · ·				
VCC current, ICC(VCC)	V <sub>CC</sub> > V <sub>CC(min)</sub> , STATx pins in OFF state	0	3.5	5	mA
	Sum of currents into OUT and BAT pins,			5	μA
Sleep current, ICC(SLP)	V <sub>CC</sub> < V <sub>(SLP)</sub>			5	μA
Input bias current on BAT pin, IIB(BAT)				500	nA
Input current on TS pin, IIB(TS)	V <sub>I(TS)</sub> ≤ 10 V			1	
Input current on $\overline{CE}$ pin, $I_{IB}(\overline{CE})$				1	μA
Input bias current on TTE pin, IIB(TTE)				1	
VOLTAGE REGULATION VO(REG) + V(E	$OO-MAX) \leq VCC$ , I(TERM) < IO(OUT) $\leq 1 A$				
Output voltage, VO(REG)			4.20		V
Voltage regulation accuracy	$T_A = 25^{\circ}C$	-0.5%		0.5%	
voltage regulation accuracy		-1%		1%	
Dropout voltage (V(IN) - V(OUT)), V(DO)	$V_{O(REG)} + V_{(DO-MAX)} \le V_{CC}, I_{O(OUT)} = 1A$		650	790	mV
CURRENT REGULATION	· · · · · · · · · ·			•	
Output current range, IO(OUT) (1)	$V_{CC} \ge 4.5 \text{ V}, \text{ V}_{IN} \ge 4.5 \text{ V}, \text{ V}_{I(BAT)} > \text{V}_{(LOWV)},$	100		1000	mA
Output current range, IO(OUT) (**	$V_{IN} - V_{I}(BAT) > V(DO-MAX)$	100		1000	IIIA
	Voltage on ISET pin, V <sub>CC</sub> $\geq$ 4.5 V, V <sub>IN</sub> $\geq$ 4.5 V,				
Output current set voltage, V(SET)	$V_{I}(BAT) > V_{LOWV}, V_{IN} - V_{I}(BAT) > V_{DO-MAX}$ $V_{O}(REG) = 4.2 V$	2.45	2.50	2.55	V
	$50 \text{ mA} \le I_{O(OUT)} \le 1000 \text{ mA},  V_{I}(ISET) \ge V(TAPER)$	315	335	355	
Output current set factor, K(SET)	$10 \text{ mA} \le I_{O(OUT)} < 50 \text{ mA},  V_{I(ISET)} \ge V_{(TAPER)}$	315	372	430	
()	$10 \text{ mA} \le I_{O(OUT)} < 50 \text{ mA},  V_{I(ISET)} < V_{(TAPER)}$	350		1000	
PRECHARGE AND SHORT-CIRCUIT CU					
Precharge to fast-charge transition	Voltage on BAT pin	2.80	2.95	3.10	
threshold, V <sub>(LOWV)</sub>	Voltage on BAT pin	2.00	2.35	3.10	V
Precharge to short-circuit transition threshold, V(SC)	Voltage on BAT pin	1.0	1.4	1.8	
Precharge range, IO(PRECHG) <sup>(2)</sup>	V(SC) < VI(BAT) < V(LOWV), t < t(PRECHG)	10		100	
Precharge set voltage, V(PRECHG)	Voltage on ISET pin, $V(SC) < VI(BAT) < V(LOWV)$	225	250	280	mV
Short circuit current, ISC	$V(SC) > V_{I(BAT)}$	660	900	1200	μA
CHARGE TAPER AND TERMINATION D					
Charge taper detection range, I(TAPER) <sup>(3)</sup>	$V_{I(BAT)} > V(RCH), t < t(TAPER)$	10		100	mA
Charge taper detection set voltage,	Voltage on ISET pin, $V_{I(BAT)} > V_{(RCH)}$ ,	0.05	050	075	
V(TAPER)	t < t(TAPER), $VI(BAT) = VO(REG)$	225	250	275	
Charge termination detection set voltage,					mV
V(TERM)	VI(BAT)>V(RCH),I(TERM)≠Y(SET)×V(TERM)/R(SET)	5.0	17.5	30.0	
TEMPERATURE COMPARATOR					
Lower threshold, V(TS1)	Voltage on TS pin	29	30	31	
Upper threshold, V(TS2)	per threshold, V(TS2) Voltage on TS pin				%VC
Hysteresis			1		

(1)

$$\mathsf{I}_{\mathsf{O}(\mathsf{OUT})} = \frac{\left(\mathsf{K}_{(\mathsf{SET})} \times \mathsf{V}_{(\mathsf{SET})}\right)}{\mathsf{R}_{\mathsf{SET}}}$$

$$I_{O(PRECHG)} = \frac{\left(K_{(SET)} \times V_{(PRECHG)}\right)}{R_{SET}}$$

 $I_{O(TAPER)} = \frac{\left(K_{(SET)} \times V_{(TAPER)}\right)}{R_{SET}}$ 

3



## ELECTRICAL CHARACTERISTICS (continued)


over  $0^{\circ}C \leq T_J \leq 125^{\circ}C$  and recommended supply voltage, unless otherwise noted

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BATTERY RECHARGE THRESHOLD		•		•	
Recharge threshold, V(RCH)		V <sub>O(REG)</sub> 0.135	V <sub>O(REG)</sub> -0.1	V <sub>O(REG)</sub> 0.075	V
STAT1, STAT2, and PG OUTPUTS		•			
Output (low) saturation voltage, VOL	I <sub>O</sub> = 10 mA			0.5	V
CHARGE ENABLE (CE) AND TIMER AND	TERMINATION ENABLE (TTE) INPUTS	•			
Low-level input voltage, VIL	I <sub>IL</sub> = 1 μA	0		0.8	
High-level input voltage, VIH	I <sub>IH</sub> = 1 μA	2.0			V
TIMERS		•			
Precharge time, t(PRECHG)		1,548	2,065	2,581	
Taper time, t(TAPER)		1,548	2,065	2,581	S
Charge time, t(CHG)		15,480	20,650	25,810	
SLEEP COMPARATOR		•			
Sleep mode entry threshold voltage, $V_{\mbox{SLP}}$	VPOR <sup>≤ V</sup> (IBAT) <sup>≤ V</sup> O(REG)			V <sub>CC</sub> ≤ V <sub>I(BAT)</sub> +30 mV	
Sleep mode exit threshold voltage	VPOR <sup>≤ V</sup> (IBAT) <sup>≤ V</sup> O(REG)	V <sub>CC</sub> ≥ V <sub>I</sub> (BAT) +22 mV			V
Sleep mode deglitch time	VCC decreasing below threshold, 100 ns fall time, 10 mV overdrive	250		650	ms
BATTERY DETECTION THRESHOLDS					
Battery detection current, I(DETECT)	$2 V \leq V(IBAT) \leq V(RCH)$	-3.1	-4.6	-6.1	mA
Battery detection time, t(DETECT)	$2 V \le V(IBAT) \le V(RCH)$	100	125	150	ms
Fault current, I(FAULT)	V(IBAT) < V(RCH) and/or t > t(PRECHG)	660	900	1200	μA
POWER-ON RESET AND INPUT VOLTAG	SE RAMP RATE	•			
Power-on reset threshold voltage, VPOR <sup>(4)</sup>		2.25	2.5	2.75	V

(4) Ensured by design. Not production tested.



SLUS530C - SEPTEMBER 2002 - REVISED JUNE 2003




#### **TERMINAL FUNCTIONS**

	TERMINAL			10		
NAME	bq24010	bq24012	bq24013	bq24014	1/0	DESCRIPTION
BAT	9	9	9	9	I	Battery voltage sense input
CE	-	8	7	7	Ι	Charge enable input (active low)
IN	1	1	1	1	I	Charge input voltage. This input must be tied to the VCC pin.
ISET	6	6	6	6	0	Charge current set point
OUT	10	10	10	10	0	Charge current output
PG	7	7	-	-	0	Power good status output (open collector)
STAT1	3	3	3	3	0	Charge status output 1 (open collector)
STAT2	4	4	4	4	0	Charge status output 2 (open collector)
TTE	-	-	8	-	I	Timer and termination enable input (active low)
TS	8	-	-	8	I	Temperature sense input
VCC	2	2	2	2	Ι	VCC supply input
VSS	5	5	5	5	-	Ground input
Exposed Thermal PAD	pad	pad	pad	pad	-	There is an internal electrical connection between the exposed thermal pad and V <sub>SS</sub> pin of the device. The exposed thermal pad must be connected to the same potential as the Vss pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. V <sub>SS</sub> pin must be connected to ground at all times.



## FUNCTIONAL BLOCK DIAGRAM








Figure 2. Typical Charging Profile



## FUNCTIONAL DESCRIPTION

The bqTINY<sup>™</sup> supports a precision Li-Ion, Li-Pol charging system suitable for single-cells . Figure 2 shows a typical charge profile, application circuit and Figure 5 shows an operational flow chart.






Figure 3. Typical Application Circuit



UDG-02127

Figure 4. USB Charger Circuit





UDG-02110





SLUS530C - SEPTEMBER 2002 - REVISED JUNE 2003

### FUNCTIONAL DESCRIPTION

#### **TEMPERATURE QUALIFICATION**

**NOTE:**The temperature qualifications apply only to versions with temperature sense input (TS) pin option (bq24010 and bq24014).

Versions of the bqTINY with the TS pin option, continuously monitor battery temperature by measuring the voltage between the TS and VSS pins. A negative temperature coefficient thermistor (NTC) and an external voltage divider typically develops this voltage (see Figure 3). The bqTINY compare this voltage against the internal  $V_{(TS1)}$  and  $V_{(TS2)}$  thresholds to determine if charging is allowed (see Figure 6). The temperature sensing circuit is immune to any fluctuation in  $V_{CC}$  since both the external voltage divider and the internal thresholds are ratiometric to  $V_{CC}$ .

Once a temperature outside the  $V_{(TS1)}$  and  $V_{(TS2)}$  thresholds is detected the bqTINY immediately suspend the charge. The bqTINY suspends charge by turning off the powerFET and holding the timer value (i.e. timers are NOT reset). Charge is resumed when the temperature returns to the normal range.




Figure 6. TS Pin Thresholds

The resistor values of R<sub>T1</sub> and R<sub>T2</sub> are calculated by equations (1) and (2) (for NTC Thermistors )

$$R_{T1} = \frac{(5 \times R_{TH} \times R_{TC})}{(3 \times (R_{TC} - R_{TH}))}$$

$$R_{T2} = \frac{(5 \times R_{TH} \times R_{TC})}{(2 \times R_{TC}) - (7 \times R_{TH})}$$
(2)

Where R<sub>TC</sub> is the cold temperature resistance and R<sub>TH</sub> is the hot temperature resistance of thermistor, as specified by the thermistor manufacturer.

 $R_{T1}$  or  $R_{T2}$  can be omitted If only one temperature (hot or cold) setting is required. Applying a constant voltage between the  $V_{TS1}$  and  $V_{TS2}$  thresholds to pin TS disables the temperature-sensing feature.



## FUNCTIONAL DESCRIPTION

#### **BATTERY PRE-CONDITIONING**

During a charge cycle if the battery voltage is below the  $V_{(LOWV)}$  threshold, the bqTINY applies a precharge current,  $I_{O(PRECHG)}$ , to the battery. This feature revives deeply discharged cells. The resistor connected between the ISET and  $V_{SS}$ ,  $R_{SET}$ , determines the precharge rate. The  $V_{(PRECHG)}$  and  $K_{(SET)}$  parameters are specified in the specifications table.

$$I_{O(PRECHG)} = \frac{V_{(PRECHG)} \times K_{(SET)}}{R_{SET}}$$
(3)

The bqTINY activates a safety timer,  $t_{(PRECHG)}$ , during the conditioning phase. If  $V_{(LOWV)}$  threshold is not reached within the timer period, the bqTINY turns off the charger and enunciates FAULT on the STAT1 and STAT2 pins. Refer to *Timer Fault Recovery* section for additional details.

### **BATTERY CHARGE CURRENT**

The bqTINY offers on-chip current regulation with programmable set point. The resistor connected between the ISET and  $V_{SS}$ ,  $R_{SET}$ , determines the charge rate. The  $V_{(SET)}$  and  $K_{(SET)}$  parameters are specified in the specifications table.

$$I_{O(OUT)} = \frac{V_{(SET)} \times K_{(SET)}}{R_{SET}}$$

### BATTERY VOLTAGE REGULATION

Voltage regulation feedback is accomplished through the BAT pin. This input is tied directly and close to the positive side of the battery pack. The bqTINY monitors the battery-pack voltage between the BAT and VSS pins. When the battery voltage rises to  $V_{O(REG)}$  threshold, the voltage regulation phase begins and the charging current begins to taper down.

As a safety backup, the bqTINY also monitors the charge time in the charge mode. If termination does not occur within this time period, t<sub>(CHG)</sub>, the bqTINY turns off the charger and enunciates FAULT on the STAT1 and STAT1 pins. Refer to the *Timer Fault Recovery* section for additional details.

### CHARGE TAPER DETECTION, TERMINATION AND RECHARGE

The bqTINY monitors the charging current during the voltage regulation phase. Once the taper threshold,  $I_{(TAPER)}$ , is detected the bqTINY initiates the taper timer,  $t_{(TAPER)}$ . Charge is terminated after the timer expires. The resistor connected between the ISET and V<sub>SS</sub>, R<sub>SET</sub>, determines the taper detection level. The V<sub>(TAPER)</sub> and K<sub>(SET)</sub> parameters are specified in the specifications table.

$$I_{(TAPER)} = \frac{V_{(TAPER)} \times K_{(SET)}}{R_{SET}}$$
(5)

The bqTINY resets the taper timer in the event that the charge current returns above the taper threshold, I(TAPER).

In addition to the taper current detection, the bqTINY terminates charge in the event that the charge current falls below the  $I_{(TERM)}$  threshold. This feature allows for quick recognition of a battery removal condition or insertion of a fully charged battery. Note that taper timer is not used for  $I_{(TERM)}$  detection. The resistor connected between the ISET and V<sub>SS</sub>, R<sub>SET</sub>, determines the taper detection level. The V<sub>(TERM)</sub> and K<sub>(SET)</sub> parameters are specified in the specifications table.

$$I_{(TERM)} = \frac{V_{(TERM)} \times K_{(SET)}}{R_{SET}}$$
(6)

(4)



## FUNCTIONAL DESCRIPTION

After charge termination, the bqTINY restarts the charge once the voltage on the BAT pin falls below the  $V_{(RCH)}$  threshold. This feature keeps the battery at full capacity at all times. Please see *Battery Absent Detection* section for additional details.

#### SLEEP MODE

The bqTINY enters the low-power sleep mode if the  $V_{CC}$  is removed from the circuit. This feature prevents draining the battery during the absence of  $V_{CC}$ .

### **CHARGE STATUS OUTPUTS**

The open-collector STAT1 and STAT2 outputs indicate various charger operations as shown in the following table. These status pins can be used to drive LEDs or communicate to the host processor. Note that OFF indicates the open-collector transistor is turned off.

CHARGE STATE	STAT1	STAT2
Battery absent	OFF(†)	OFF
Charge-in-progress	ON	OFF
Charge done	OFF	ON
Charge suspend (temperature)	OFF	OFF
Timer fault	OFF	OFF
Sleep mode	OFF	OFF

(†) OFF means the open-collector output transistor on the STAT1 or STAT2 pins is in an off state.

## PG OUTPUT

The open-drain  $\overline{PG}$  (power good) indicates when the ac adapter (i.e.  $V_{CC}$ ) is present. The output turns ON when a valid  $V_{CC}$  is detected. This output is turned off in the sleep mode. The  $\overline{PG}$  pin can be used to drive an LED or communicate to the host processor.

#### **CE** INPUT (CHARGE ENABLE)

The  $\overline{CE}$  digital input is used to disable or enable the charge process. A low-level signal on this pin enables the charge and a high-level signal disables the charge. A high-to-low transition on this pin also resets all timers and fault conditions and starts a new charge cycle.

#### TTE INPUT (TIMER AND TERMINATION ENABLE)

The TTE digital input is used to disable or enable the fast-charge timer and charge termination. A low-level signal on this pin enables the fast-charge timer and termination and a high-level signal disables this feature. A high-to-low transition on this pin also resets all timers.

#### THERMAL SHUTDOWN AND PROTECTION

The bqTINY monitors the junction temperature,  $T_J$ , of the die and suspends charging if  $T_J$  exceeds 155°C. Charging resumes when  $T_J$  falls below approximately 130°C.




## FUNCTIONAL DESCRIPTION

#### BATTERY ABSENT DETECTION

For applications with removable battery packs, bqTINY provides a battery absent detection scheme to reliably detect insertion and/or removal of battery packs.

The voltage at the BAT pin is held above the battery recharge threshold,  $V_{(RCH)}$ , by the charged battery following fast charging. When the voltage at the BAT pin falls to the recharge threshold, either by a load on the battery or due to battery removal, the bqTINY begins a battery absent detection test. This test involves enabling a detection current,  $I_{(DETECT)}$ , for a period of  $t_{(DETECT)}$  and checking to see if the battery voltage is below the pre-charge threshold,  $V_{(LOWV)}$ . Following this, the precharge current,  $I_{O(PRECHG)}$  is applied for a period of  $t_{(DETECT)}$  and the battery voltage checked again to be above the recharge threshold. The purpose is to attempt to *close* a battery pack with an open protector, if one is connected to the bqTINY. Passing both of the discharge and charging tests indicates a battery absent fault at the STAT pins. Failure of either test starts a new charge cycle. For the absent battery condition the voltage on the BAT pin rises and falls between the  $V_{(LOWV)}$  and  $V_{O(REG)}$  thresholds indefinitely. See Figure 7.







## FUNCTIONAL DESCRIPTION

#### TIMER FAULT RECOVERY

As shown in Figure 5, bqTINY provides a recovery method to deal with timer fault conditions. The following conditions summarize this method.

Condition #1: Charge voltage above recharge threshold (V(RCH)) and timeout fault occurs

Recovery method: bqTINY waits for the battery voltage to fall below the recharge threshold. This could happen as a result of a load on the battery, self-discharge or battery removal. Once the battery falls below the recharge threshold, the bqTINY clears the fault and enters the battery absent detection routine. A POR or CE toggle also clears the fault.

Condition #2: Charge voltage below recharge threshold (V(RCH)) and timeout fault occurs

Recovery method: Under this scenario, the bqTINY applies the  $I_{(FAULT)}$  current. This small current is used to detect a battery removal condition and remains on as long as the battery voltage stays below the recharge threshold. If the battery voltage goes above the recharge threshold, then the bqTINY disables the  $I_{(FAULT)}$  current and executes the recovery method described for condition #1. Once the battery falls below the recharge threshold, the bqTINY clears the fault and enters the battery absent detection routine. A POR or  $\overline{CE}$  toggle also clears the fault.



## **APPLICATION INFORMATION**

#### SELECTING INPUT CAPACITOR

In most applications, all that is needed is a high-frequency decoupling capacitor. A 0.47- $\mu$ F ceramic, placed in close proximity to V<sub>CC</sub> and V<sub>SS</sub> pins, works well. The bqTINY is designed to work with both regulated and unregulated external dc supplies. If a non-regulated supply is chosen, the supply unit should have enough capacitance to hold up the supply voltage to the minimum required input voltage at maximum load. If not, more capacitance has to be added to the input of the charger.

### SELECTING OUTPUT CAPACITOR

The bqTINY requires only a small output capacitor for loop stability. A  $0.1-\mu$ F ceramic capacitor placed between the BAT and ISET pins is typically sufficient for embedded applications (i.e. non-removable battery packs). For application with removable battery packs a  $1-\mu$ F ceramic capacitor ensure proper operation of the battery detection circuitry. Note that the output capacitor can also be placed between BAT and VSS pins.

### THERMAL CONSIDERATIONS

The bqTINY is packaged in a thermally enhanced MLP (also referred to as QFN) package. The package includes a thermal pad to provide an effective thermal contact between the device and the printed circuit board (PCB). Full PCB design guidelines for this package are provided in the application note entitled, *QFN/SON PCB Attachment Application Note* (TI Literature No. SLUA271).

The most common measure of package thermal performance is thermal impedance ( $\theta_{JA}$ ) measured (or modeled) from the device junction to the air surrounding the package surface (ambient). The mathematical expression for  $\theta_{JA}$  is:

$$\theta_{JA} = \frac{T_J - T_A}{P}$$
(7)

Where:

- $T_J$  = device junction temperature
- T<sub>A</sub> = ambient temperature
- P = device power dissipation

Factors that can greatly influence the measurement and calculation of  $\theta_{JA}$  include:

- whether or not the device is board mounted
- trace size, composition, thickness, and geometry
- orientation of the device (horizontal or vertical)
- volume of the ambient air surrounding the device under test and airflow
- whether other surfaces are in close proximity to the device being tested

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal PowerFET. It can be calculated from the following equation:

$$P = V_{IN} - V_{I(BAT)} \times I_{O(OUT)}$$
(8)

Due to the charge profile of Li-xx batteries, the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at it's lowest. See Figure 2.



## APPLICATION INFORMATION


#### PCB LAYOUT CONSIDERATIONS

It is important to pay special attention to the PCB layout. The following provides some guidelines:

- To obtain optimal performance, the decoupling capacitor from V<sub>CC</sub> to V<sub>SS</sub> and the output filter capacitors from BAT to ISET should be placed as close as possible to the bqTINY, with short trace runs to both signal and V<sub>SS</sub> pins.
- All low-current V<sub>SS</sub> connections should be kept separate from the high-current charge or discharge paths from the battery. Use a single-point ground technique incorporating both the small signal ground path and the power ground path.
- The BAT pin is the voltage feedback to the device and should be connected with its trace as close to the battery pack as possible.
- The high current charge paths into IN and from the OUT pins must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces.
- The bqTINY is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the device and the printed circuit board (PCB). Full PCB design guidelines for this package are provided in the application note entitled: *QFN/SON PCB Attachment Application Note* (TI Literature No. SLUA271).
- There is an internal electrical connection between the exposed thermal pad and V<sub>SS</sub> pin of the device. The
  exposed thermal pad must be connected to the same potential as the V<sub>SS</sub> pin on the printed circuit board. Do
  not use the thermal pad as the primary ground input for the device. V<sub>SS</sub> pin must be connected to ground at all
  times.

TEXAS INSTRUMENTS www.ti.com

SLUS530C - SEPTEMBER 2002 - REVISED JUNE 2003



NOTES:A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated