


Preliminary

Product Features

- 10 output buffers for high clock fanout applications
- Each output can be disabled through I²C
- 3.3Volts typical operation supply
- Frequency range 10 Mhz to 166.6 Mhz
- < 250ps skew between output clocks
- 28-pin SSOP package for minimum board space
- Tri-state enable for system testing.

Block Diagram



Product Description

The IMI B9660 is a high fanout system clock buffer. Its primary application is to create the large quantity of clocks needed to support a wide range of applications that requires those clock loads signal that are referenced to a single existing clock. Loads of up to 30 pF are supported. The main application of this component is to redistribute SDRAM clocks from their generating devices, typically the 440BX chipset to their loads, the SDRAM modules. The creation of EMI and the degradation of waveform rise and fall times is greatly reduced by running a single reference clock trace to this device and then using it to regenerate the clock that drives shorter traces. Using these devices EMI is therefore minimized and board layout is simplified.

Pin Configuration

			1	
VDDB	1	28		VDDB
SDRAM0	2	27		SDRAM9
SDRAM1	3	26		SDRAM8
VSS	4	25		VSS
VDDB	5	24		VDDB
SDRAM2	6	23		SDRAM7
SDRAM3	7	22		SDRAM6
VSS	8	21		VSS
FIN	9	20		OE
VDDB	10	19		VDDB
SDRAM4	11	18		SDRAM5
VSS	12	17		VSS
VDDC	13	16		VSSC
SDATA	14	15		SCLOCK





Preliminary

Pin Description

LIII DE2CI	iption				
PIN	Pin	PWR	I/O	TYPE	Description
No.	Name				
9	FIN	-	I	PAD	This pin is connected to the input reference clock. This clock must be in the range of 10.0 to 166.6 Mhz.
2,3,6,7,1 1,18,22,2 3,26,27	SDRAM(0:9)	VDDB	0	BUF1	Low skew output clocks .
20	OE	-	I	PAD	Buffer Output Enable pin. This pin is low it is used to place all output clocks (CLK1:10) in a tri state condition. This feature facilitates in production board level testing to be easily implemented for the clocks that this device produces. Has internal pull-up resistor, typically $250 \mathrm{K}\Omega$
14	SDATA	VDD	I	PAD	Serial Data for I2C control interface. This pin receives data streams from the I2C bus and outputs an acknowledge for valid data, internally pulled up, typically $250 \mathrm{K}\Omega$ resistor
15	SCLOCK	VDD	I	PAD	Serial Clock for I2C control interface, internally pulled-up, typically $250K\Omega$ resistor.
4, 8, 12, 16, 17, 21, 25	VSS		PWR	-	Ground pins for clock output buffers. These pins must be returned to the same potential to reduce output clock skew.
1, 5, 10, 19, 24, 28	VDDB	-	PWR	-	Power for output clock buffers.
13	VDDC	-	PWR	-	Pin for device core logic.



Preliminary

2 Wire I2C Control Interface

The 2-wire control interface implements a write only slave interface. The device cannot be read back. Sub-addressing is not supported, thus all <u>preceding bytes must be sent</u> in order to change one of the control bytes. The 2-wire control interface allows each clock output to be individually enabled or disabled.

During normal data transfer, the SDATA signal only changes when the SDCLK signal is low, and is stable when SDCLK is high. There are two exceptions to this. A high to low transition on SDATA while SDCLK is high is used to indicate the start of a data transfer cycle. A low to high transition on SDATA while SDCLK is high indicates the end of a data transfer cycle. Data is always sent as complete 8-bit bytes, after which an acknowledge is generated. The first byte of a transfer cycle is a 7-bit address with a Read/Write bit as the LSB. Data is transferred MSB first.

The device will respond to writes to 10 bytes (max) of data to address <u>D2</u> by generating the acknowledge (low) signal on the SDATA wire following reception of each byte. The device will not respond to any other control interface conditions. Previously set control registers are retained.

Serial Control Registers

NOTE: The Pin# column lists the affected pin number where applicable. The @Pup column gives the state at true power up. Bytes are set to the values shown only on true power up, and not when the PWR_DWN# pin is activated.

Following the acknowledge of the Address Byte (D2), two additional bytes must be sent:

- 1) "Command Code " byte, and
- 2) "Byte Count" byte.

Although the data (bits) in these two bytes are considered "don't care", they must be sent and will be acknowledged.

After the Command Code and the Count bytes have been acknowledged, the below described sequence (Byte 0, Byte 1, Byte2,) will be valid and acknowledged.

Byte 0: Clock Output Select Register (1 = enable, 0 = Stopped)

Bit	@Pup	Pin#	Description
7	0	-	Reserved
6	0	-	Reserved
5	0	-	Reserved
4	0	-	Reserved
3	1	7	SDRAM3 (Active = 1, Forced low = 0)
2	1	6	SDRAM2 (Active = 1, Forced low = 0)
1	1	3	SDRAM1 (Active = 1, Forced low = 0)
0	1	2	SDRAM0 (Active = 1, Forced low = 0)



Preliminary

Serial Control Registers (Cont.)

Byte 1: Clock Output Select Register (1 = enable, 0 = Stopped)

Bit	@Pup	Pin#	Description
7	1	27	SDRAM9 (Active = 1, Forced low = 0)
6	1	26	SDRAM8 (Active = 1, Forced low = 0)
5	1	23	SDRAM7 (Active = 1, Forced low = 0)
4	1	22	SDRAM6 (Active = 1, Forced low = 0)
3	0	ı	Reserved
2	0	ı	Reserved
1	0	-	Reserved
0	0	-	Reserved

Byte 2: Clock Output Select Register (1 = enable, 0 = Stopped)

Bit	@Pup	Pin#	Description
7	1	18	SDRAM5 (Active = 1, Forced low = 0)
6	1	11	SDRAM4 (Active = 1, Forced low = 0)
5	0	-	Not Used
4	0	-	Not Used
3	0	-	Not Used
2	0	-	Not Used
1	0	-	Not Used
0	0	-	Not Used



Preliminary

Maximum Ratings

Maximum Input Voltage Relative to VSS: VSS - 0.3V

Maximum Input Voltage Relative to VDD:VDD + 0.3V

Storage Temperature: -65°C to + 150°C

Operating Temperature: 0°C to +85°C

Maximum ESD protection 2000V

Maximum Power Supply: 5.5V

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, Vin and Vout should be constrained to the range:

VSS<(Vin or Vout)<VDD

Unused inputs must always be tied to an appropriate logic voltage level (either VSS or VDD).

DC Parameters

Characteristic	Symbol	Min	Тур	Max	Units	Conditions
Input Low Voltage	VIL1	-	-	1.0	Vdc	Applicable to OE input
Input High Voltage	VIH1	2.0	-	-	Vdc	
Input Low Voltage	VIL2	-	-	1.0	Vdc	Applicable to I ² C's SDATA and SCLK
Input High Voltage	VIH2	2.2	-	-	Vdc	inputs
Input Low Current (@VIL = VSS)	IIL	-66		-5	μΑ	For internal Pull up resistors, Note 1
Input High Current (@VIL = VDD)	IIH			5	μΑ	
Tri-State leakage Current	loz	-	-	10	μA	
Dynamic Supply Current	ldd133	-	-	160	mA	Input clock=133MHz, all outputs ON and w/30pF
Dynamic Supply Current	ldd100	-	-	90	mA	Input clock=100MHz, all outputs ON and w/30pF
Static Supply Current	Isdd	-	-	400	μA	All outputs disabled, no input clock
Input pin capacitance	Cin	-	-	5	pF	
Output pin capacitance	Cout	-	-	6	pF	
Pin Inductance	Lpin	-	-	7	nH	
$VDDB = VDDC = 3.3V \pm 5\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$						

Note 1: Applicable to Sel48#, SDATA, and SCLK inputs. The pull-up resistor has a typical value of 250KΩ, but may vary between 200KΩ to 500KΩ



Preliminary

AC Parameters

Symbol	Min	Тур	Max	Units	Conditions
-	45	50	55	%	Measured at 1.5V (50/50 in)
tskew	-	-	250	pS	30 pF Load Measured at 1.5V
tDLY	1.0	-	5.0	nS	
TJCC			100	pS	@ 30 pF loading, 133MHz clock
TJabs			150	pS	@ 30 pF loading, 133.3MHz clock
	tskew tdly TJcc	- 45 tskew - tdly 1.0 TJCC	- 45 50 tskew tdly 1.0 - TJCC	- 45 50 55 tskew 250 tdly 1.0 - 5.0 TJCC 100	- 45 50 55 % tskew 250 pS tDLY 1.0 - 5.0 nS TJCC 100 pS

 $VDDB = VDDC = 3.3V \pm 5\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$

SDRAM Type Buffer Characteristics (All Clock Outputs)


Characteristic	Symbol	Min	Тур	Max	Units	Conditions	
Pull-Up Current , spec.1	IOH₁	30	40	85	mA	Vout = VDD - 0.5V	
Pull-Up Current , spec.2	IOH ₂	64	103	177	mA	Vout = VDD/2	
Pull-Down Current Min	IOL ₁	23	34	53	mA	Vout = 0.4 V	
Pull-Down Current Max	IOL ₂	64	100	175	mA	Vout = VDD/2	
Buffer Output Impedance	Zo	10	-	24	Ohms	100-133.3 MHz	
Rise/Fall Time Min	TR	0.5	-	1.33	nS	30 pF Load	
Between 0.4 V and 2.4 V	TF						
	VDDD VDDQ 2.2V/50/ TA 20045 7000						

^{*}This jitter is additive to the input clock's jitter.



Preliminary

Package Drawing and Dimensions



28 Pin SSOP Outline Dimensions

		INCHES	•	М	ILLIMETE	ERS
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.068	0.073	0.078	1.73	1.86	1.99
A ₁	0.002	0.005	0.008	0.05	0.13	0.21
A2	0.066	0.068	0.070	1.68	1.73	1.78
В	0.010	0.012	0.015	0.25	0.30	0.38
С	0.005	0.006	0.009	0.13	0.15	0.22
D	0.397	0.402	0.407	10.07	10.20	10.33
Е	0.205	0.209	0.212	5.20	5.30	5.38
е	C	.256 BSC			0.65 BS	С
Н	0.301`	0.307	0.311	7.65	7.80	7.90
а	0°	4°	8°	0°	4°	8°
L	0.022	0.030	0.037	0.55	0.75	0.95

Ordering Information

Part Number	Package Type	Production Flow
IMIB9660AYB	28 PIN SSOP	Commercial, -40°C to +85°C

<u>Note</u>: The ordering part number is formed by a combination of device number, device revision, package style, and screening as shown below.

Marking: Example: IMI

B9660AYB Date Code, Lot #

IMI Device Number

Purchase of I^2C components of International Microcircuits, Inc. or one of its sublicensed Associated Companies conveys a license under the Phillips I^2C Patent Rights to use these components in an I^2C system, provided that the system conforms to the I^2C Standard Specification as defined by Phillips.