

PLL frequency synthesizer for tuners

BU2614 / BU2614FS

The BU2614 PLL frequency synthesizers work up through the FM band. Featuring low radiation noise, low power dissipation, and highly sensitive built-in RF amps, they support an IF count function.

●Applications

Tuners (Mini components, radio cassette players, radio equipment, etc.)

●Features

- 1) Built-in high-speed prescaler can divide 130MHzVCO.
- 2) Reference oscillation of 75kHz keeps unnecessary radiation noise to a low level.
- 3) Low current dissipation (during operation: 4mA, PLL OFF 100μA).
- 4) In addition to the standard FM and AM, also offers the following 7 frequencies: 25kHz, 12.5kHz, 6.25kHz, 3.125kHz, 5kHz, 3kHz, and 1kHz.
- 5) Counter for measurement of intermediate frequencies.
- 6) Unlock detection.
- 7) Three output ports (open drain).
The BU2615, with seven output ports, is also available.
- 8) Serial data input (CE, CK, DA).

●Absolute maximum ratings (Ta = 25°C)

Parameter		Symbol	Limits	Unit	Conditions
Power supply voltage		V _{DD}	-0.3~+7.0	V	V _{DD1} , V _{DD2}
Maximum input voltage 1		V _{IN1}	-0.3~+7.0	V	CE,CK,DA
Maximum input voltage 2		V _{IN2}	-0.3~V _{DD} +0.3	V	XIN,FMIN,AMIN,IFIN
Maximum output voltage 1		V _{OUT1}	-0.3~+10.0	V	P ₀ , P ₁ , P ₂ , CD
Maximum output voltage 2		V _{OUT2}	-0.3~V _{DD} 0.3	V	PD ₁ , XOUT
Maximum output current		I _{OUT}	0~+3.0	mA	P ₀ , P ₁ , P ₂ , CD
Power dissipation	BU2614	P _D	1000* ¹	mW	
	BU2614FS		500* ²		
Operating temperature		T _{opr}	-10~+75	°C	
Storage temperature		T _{stg}	-55~+125	°C	


*1 Reduced by 10mW for each increase in Ta of 1°C over 25°C.

*2 Reduced by 5mW for each increase in Ta of 1°C over 25°C.


●Recommended operating conditions (Ta = 25°C)

Parameter	Symbol	Limits	Unit
Power supply voltage	V _{DD1}	2.7~6.0	V
	V _{DD2}	4.0~6.0	V

● Block diagram



● Pin assignments




● Pin descriptions

Pin No.	Symbol	Pin name	Function	I / O
1	XOUT	Crystal oscillation	For generation of standard frequency and internal clock.	OUT
2	XIN		Connected to 75 kHz crystal resonator.	IN
3	CE	Chip enable	When CE is H, DA is synchronous with the rise of CK and read to the internal shift register. DA is then latched at the timing of the fall of CE. Also, output data is output from the CD terminal synchronous to the rise of CK.	IN
4	CK	Serial data		
5	DA	Clock signal		
6	CD	Count data	Frequency data and unlock data are output.	Nch open drain
7	P0	Output port	Controlled on the basis of input data.	
8	P1			
9	IFIN	IF input	Input for frequency measurement.	IN
10	P2	Output port	Controlled on the basis of input data.	Nch open drain
11	AMIN	AM input	Local input for AM	IN
12	FMIN	FM input	Local input for FM	IN
13	V _{DD2}	Power supply 2	4.0V to 6.0V applied for high-speed circuit power supply.	—
14	V _{DD1}	Power supply 1	Power supply for logic. 2.7V to 6.0V	—
15	PD1	Phase comparison output	High level when value obtained by dividing local output is higher than standard frequency. Low level when value is lower. High impedance when value is same.	3-state
16	V _{SS}	GROUND		—

●Electrical characteristics (unless otherwise noted, Ta = 25°C, V_{DD1} = V_{DD2} = 5.0V)


Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Power supply current 1	I _{DD1}	—	5.0	10.0	mA	F _{MIN} =130MHz, 100mV _{rms} 13-pin current
Power supply current 2	I _{DD2}	—	100	150	μA	14-pin current
Quiescent current	I _{DD3}	—	150	300	μA	No input,, PLL=OFF 13-pin current
Input high level voltage	V _{IH}	4.0	—	—	V	CE, CK, DA terminals
Input low level voltage	V _{IL}	—	—	1.0	V	CE, CK, DA terminals
Input high level current 1	I _{IH1}	—	—	1.0	μA	CE, CK, DA terminals V _{IN} =V _{DD}
Input high level current 2	I _{IH2}	—	0.3	—	μA	XIN terminal V _{IN} =V _{DD}
Input high level current 3	I _{IH3}	—	6.0	—	μA	FMIN, AMIN, IFIN terminals V _{IN} =V _{DD}
Input low level current 1	I _{IL1}	−1.0	—	—	μA	CE, CK, DA terminals V _{IN} =V _{SS}
Input low level current 2	I _{IL2}	—	−0.3	—	μA	XIN terminals V _{IN} =V _{SS}
Input low level current 3	I _{IL3}	—	−6.0	—	μA	FMIN, AMIN, IFIN terminals V _{IN} =V _{SS}
Output low level voltage 1	V _{OL1}	—	0.2	0.5	V	P ₀ , P ₁ , P ₂ , CD I _O =1.0mA
Off level leakage current 1	I _{OFF1}	—	—	1.0	μA	P ₀ , P ₁ , P ₂ , CD V _O =10V
Output low level voltage 2	V _{OL2}	—	0.1	0.5	V	FMIN, AMIN, IFIN I _{OUT} =0.1mA
Output high level voltage	V _{OH}	V _{DD} −1.0	V _{DD} −0.3	—	V	PD1 I _{OUT} =−1.0mA
Output low level voltage	V _{OL}	—	0.2	1.0	V	PD1 I _{OUT} =1.0mA
Off level leakage current 2	I _{OFF2}	—	—	100	nA	PD1 V _{OUT} =V _{DD}
Off level leakage current 3	I _{OFF3}	−100	—	—	nA	PD1 V _{OUT} =V _{SS}
Internal feedback resistor 1	R _{F1}	—	10	—	MΩ	XIN
Internal feedback resistor 2	R _{F2}	—	500	—	kΩ	FMIN, ANIN, IFIN
Input frequency 1	F _{IN1}	10	75	160	kHz	XIN, sine wave, C coupling
Input frequency 2	F _{IN2}	10	—	130	MHz	FMIN, sine wave, C coupling V _{IN} =50mV _{rms}
Input frequency 3	F _{IN3}	0.4	—	30	MHz	AMIN1, sine wave, C coupling V _{IN} =70mV _{rms}
Input frequency 4	F _{IN4}	0.4	—	16	MHz	IFIN, sine wave, C coupling V _{IN} =70mV _{rms}
Maximum input amplitude	F _{INMAX}	—	—	1.5	V _{rms}	XIN, FMIN, AMIN, IFIN, sine wave, C coupling
Minimum pulse width	TW	—	1.0	—	μs	CK, DA
Input rise time	TR	—	—	500	ns	CE, CK, DA
Input fall time	TF	—	—	500	ns	CE, CK, DA

● Input data format



D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
← Input done from D0.															
P0	P1	P2	*	*	*	*	CT	R0	R1	R2	S	PS	*	GT	TS
* : Irrelevant															

Output data format CE output is LO.



Output data includes pullup resistance.
Output data format

C0	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15
← Input done from C0.															
								C16	C17	C18	C19	U0	U1	U2	U3
* Data output only possible when CT = 1 or GT = 1.															

● Explanation of the data

- (1) Division data: For D₀ through D₁₅ (When S = 1, use D₄ through D₁₅.)

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₈	D ₉	D ₁₀	D ₁₁	D ₁₂	D ₁₃	D ₁₄	D ₁₅
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------

Examples:

Divide ratio = 1100(D) ÷ 2 = 550(D) = 226(H) S=0, PS=0 Divide ratio is double the set value.

0 1 1 0 0 1 0 0 0 1 0 0 0 0 0 0

Divide ratio = 1107(D) = 453(H) S=1, PS=1

1 1 0 0 1 0 1 0 0 0 1 0 0 0 0 0

Divide ratio = 926(D) = 39E(H) S=1, PS=0

× × × × 0 1 1 1 1 0 0 1 1 1 0 0

- (2) CT: Frequency measurement beginning data

1: Beginning of measurement

0: Internal counter is reset, IFIN is pulldown.

- (3) Output port control data: P0, P1, P2

1: Open drain output ON

2: Open drain output OFF

- (4) R₀, R₁, R₂, standard frequency data

Data			
R0	R1	R2	Standard frequency
0	0	0	25kHz
0	0	1	12.5kHz
0	1	0	6.25kHz
0	1	1	5kHz
1	0	0	3.125kHz
1	0	1	3kHz
1	1	0	1kHz
1	1	1	*PLL OFF

* FMIN = pulldown, AMIN = pulldown, PD = high impedance

- (5) S: switch between FMIN and AMIN 0: FMIN

1: AMIN

- (6) PS: If this bit is set to ON while AMIN is selected, swallow counter division is possible.


- (7) GT: Frequency measurement time and unlock detection ON/OFF

CT	GT	Frequency measurement	Unlock detection	Data output
0	0	OFF	OFF	NG
0	1	OFF	ON	OK
1	0	ON gate time 16 ms	ON	
1	1	ON gate time 32 ms	ON	

- (8) TS: Test data (0) is input.

●Frequency counter

(1) Structure



(2) How the frequency counter operates

When control data CT equals 1, the 20-bit counter and the amp go into operation. When CT equals 0, input pull-down and the counter are reset. Measuring time (gate pulse) is selected (16ms/32ms) on the basis of control data GT. When control data CT equals 0, the counter is reset.


(3) Explanation of output data

D₀: LSB D₁₉: MSB

How the unlock detection circuit operates

When control data GT equals 1, or CT equals 1, the unlock detection circuit goes into operation for 8ms. When CT equals 1, the unlock detection circuit stops operating before the frequency counter gate pulse is emitted.

When CT equals 0, or GT equals 0, the unlock detection circuit is reset.




Explanation of output data


U0	U1	U2	U3	
0	0	0	0	ERR < 7 μs
1	0	0	0	7 μs < ERR < 13 μs
1	1	0	0	13 μs < ERR < 26 μs
1	1	1	0	26 μs < ERR < 54 μs
1	1	1	1	54 μs < ERR

● How the frequency counter and unlock detection circuit operate

(1) When CT = 1: Frequency count and unlock detection are carried out.




(2) When CT = 0 and GT = 1: Only unlock detection is carried out.



Explanation of CD terminal

When frequency measurement or unlock detection is finished, the CD terminal goes to LO to indicate that the count and unlock detection have finished.

It also synchronizes with CK to output counter data. When the next data is input, it goes to HI.



● External dimensions (Units: mm)

