

# PARALLEL REAL-TIME CLOCK WITH CPU SUPERVISOR AND EXTERNAL SRAM NONVOLATILE MEMORY BACKUP

# FEATURES

- Real-Time Clock Counts Seconds Through Centuries in BCD Format
  - bq4802Y: 5-V Operation
  - bq4802LY: 3.3-V Operation
- On-Chip Battery-Backup Switchover Circuit With Nonvolatile Control for External SRAM
- Less Than 500 nA of Clock Operation Current in Backup Mode
- Microprocessor Reset With Push-Button Override
- Independent Watchdog Timer With Programmable Time-Out Period
- Power-Fail Interrupt Warning
- Programmable Clock Alarm Interrupt Active in Battery-Backup Mode
- Programmable Periodic Interrupt
- Battery-Low Warning
- 28-pin SOIC, TSSOP, and SNAPHAT Package Options


# **TYPICAL APPLICATION**

# APPLICATIONS

- Telecommunications Base Stations
- Servers
- Handheld Data Collection Equipment
- Medical Equipment
- Handheld Instrumentation
- Test Equipment

# DESCRIPTION

The bq4802Y/bq4802LY real-time clock is a low-power microprocessor peripheral that integrates a time-ofday clock, a century-based calendar, and a CPU supervisor, with package options including a 28-pin SOIC, TSSOP, or SNAPHAT that requires the bq48SH-28x6 to complete the two-piece module. The bq4802Y/ bq4802LY is ideal for fax machines, copiers, industrial control systems, point-of-sale terminals, data loggers, and computers.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLUS464C - AUGUST 2000 - REVISED JUNE 2002



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **DESCRIPTION (CONTINUED)**

The bq4802Y/bq4802LY provides direct connections for a 32.768-kHz quartz crystal and a 3-V backup battery. Through the use of the conditional chip enable output ( $\overline{CE}_{OUT}$ ) and battery voltage output ( $V_{OUT}$ ) pins, the bq4802Y/bq4802LY can write-protect and make non- volatile external SRAMs. The backup cell powers the real-time clock and maintains SRAM information in the absence of system voltage. The crystal and battery are contained within the modules for a more integrated solution. The bq4802Y/bq4802LY contains a temperaturecompensated reference and comparator circuit that monitors the status of its voltage supply. When the bq4802Y/bq4802LY detects an out-of-tolerance condition, it generates an interrupt warning and subsequently a microprocessor reset. The reset stays active for 200 ms after V<sub>CC</sub> rises within tolerance, to allow for power supply and processor stabilization. The reset function also allows for an external push-button override.

### **ORDERING INFORMATION**

_		DEVICES			
I A	OPERATION	SOIC <sup>(1)</sup> (DW)	TSSOP <sup>(1)</sup> (PW)	SNAPHAT(1)(2)(3) (DSH)	SYMBOL
000 1	5 V	bq4802YDW	bq4802YPW	bq4802YDSH	bq4802Y
0°C to +70°C	3.3 V	bq4802LYDW	bq4802LYPW	bq4802LYDSH	bq4802LY

(1) The DW, PW and DSH packages are available taped and reeled. Add an R suffix to the device type (i.e., bq4802YDWR).

(2) The DSH package is available taped only.

(3) The bq48SH–28x6 should be ordered to complete the SNAPHAT module and is the same part number for both 3.3-V and 5-V modules.

#### CAUTION: Wave soldering of DSH package may cause damage to SNAPHAT sockets.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

	bq4802Y bq4802LY
Input voltage range, VCC, V <sub>T</sub> (V <sub>T</sub> $\leq$ VCC +0.3)	–0.3 V to 6.0 V
Operating temperature range, TJ	0°C to 70°C
Storage temperature range, T <sub>stg</sub>	-55°C to 125°C
Temperature under bias, T <sub>Jbias</sub>	-40°C to 85°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **RECOMMENDED OPERATING CONDITIONS**

			MIN	MAX	UNIT
Ourseline N	bq4802Y		4.5	5.5	
Supply voltage, V <sub>CC</sub>	bq4802LY		2.7	3.6	V
Input low voltage, VIL			-0.3	0.8	V
Input high voltage, VIH			2.2	V <sub>CC</sub> + 0.3	V
Backup cell voltage, VBC			2.4 4.0		V
Push button reset input low, VBC		-0.3	0.4	V	
Push button reset input high, VF	BRH		2.2	V <sub>CC</sub> + 0.3	V

# **ELECTRICAL CHARACTERISTICS**

 $(T_A = 25^{\circ}C, V_{CC}(min) \le V_{CC} \le V_{CC}(max) \text{ unless otherwise noted})$  **INPUT SUPPLY** 

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ICC	Supply current		$\frac{100\% \text{ Minimum duty cycle,}}{\overline{\text{CS}}} = V_{\text{IL}},  \text{I}_{\text{I/O}} = 0 \text{ mA}$		5	9	mA
			CS = VIH		3		
I <sub>SB1</sub>	Standby supply current		$\frac{\text{CS}}{\text{CS}} = \text{V}_{\text{CC}} - 0.2 \text{ V},$ 0 \text{ V \le V} \text{IN} \le 0.2 \text{ V or } \text{V}_{\text{IN}} = \text{V}_{\text{CC}} - 0.2 \text{ V}		1.5		mA
ICCB	Battery operation supply curr	ent	$V_{BC} = 3 V$ , $T_A = 25^{\circ}C$ , No load at $V_{OUT}$ or $\overline{CE}_{OUT}$ , $I_{I/O} = 0 \text{ mA}$		0.3	0.5	μΑ
ILI	Input leakage current		V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>	-1		1	μA
ILO	Output leakage current		$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}$	-1		1	μA
VOUT(1)	Output with an		$I_{OUT} = 80 \text{ mA}, V_{CC} > V_{BC}$	V <sub>CC</sub> -0.3			v
VOUT(2)	- Output voltage		I <sub>OUT</sub> = 100 μA, V <sub>CC</sub> < V <sub>BC</sub>	V <sub>BC</sub> -0.3			v
	Deven folk de te et velte ne	bq4802Y		4.30	4.37	4.5	v
VPFD	Power fail detect voltage	bq4802LY		2.4	2.53	2.65	v
	Cumply quitals guardality as		V <sub>BC</sub> > V(PFD)		VPFD		
Vso	Supply switch over voltage		V <sub>BC</sub> < V(PFD)		VBC		V
VRST	RST output voltage <sup>(1)</sup>		$I_{(RST)} = 4 \text{ mÅ}$			0.4	V
VINT	INT output voltage(1)		$I_{(INT)} = 4 \text{ mA}$			0.4	V

(1)  $\overline{\text{RST}}$  and  $\overline{\text{INT}}$  are open drain outputs.

WATCHDOG									
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
I(WDIL)	Low-level watchdog input current		-50	-10					
I(WDIH)	High-level watchdog input current			20	50	μA			
Vara		ISINK = 4 mA			0.4	V			
V(WDO)	WDO output voltage	ISOURCE = 2 mA	2.4			v			

# CRYSTAL SPECIFICATIONS (DT-26) OR EQUIVALENT)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fO	Oscillation frequency			32.768		kHz
CL	Load capacitance			6		pF
Т <sub>Р</sub>	Temperature turnover point		20	25	30	°C
k	Parabolic curvature constant				-0.042	ppm/°C
Q	Quality factor		40,000	70,000		
R <sub>1</sub>	Series resistance				45	kΩ
C <sub>0</sub>	Shuntcapacitance			1.1	1.8	pF
C <sub>0</sub> /C <sub>1</sub>	Capacitance ratio			430	600	
DL	Drive level				1	μW
$\Delta f/f_0$	Aging (first year at 25°C)			1	-	ppm

CAPACITANCE										
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
II/O	Input/outputcapacitance	V <sub>Out</sub> = 0 V			7	рF				
Cl	Input capacitance	V = 0 V			5	۲r				

SLUS464C - AUGUST 2000 - REVISED JUNE 2002



# AC TEST CONDITIONS, INPUT PULSE LEVELS VI = 0 V to 3.0 V, $t_{\rm R}$ = $t_{\rm F}$ = 5 NS, VREF = 1.5 V






Figure 2. Output Load B

### **OPERATING CHARACTERISTICS**

# READ CYCLE ( $T_A = T_{OPR}$ , $V_{CC} = 5 V$ )


	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
<sup>t</sup> RC	Read cycle time		200		ns
t <sub>AA</sub>	Address access time	Output load A		100	ns
<sup>t</sup> ACS	Chip select access time	Output load A		100	ns
<sup>t</sup> OE	Output enable to output valid	Output load A		100	ns
<sup>t</sup> CLZ	Chip select to output low Z	Output load B	8		ns
<sup>t</sup> OLZ	Output enable until output low Z	Output load B	0		ns
<sup>t</sup> CHZ	Output enable until output high Z	Output load B	0	45	ns
<sup>t</sup> OHZ	Output disable until output high Z	Output load B	0	45	ns
tОН	Output hold from address change	Output load A	10		ns


# READ CYCLE (T<sub>A</sub> = T<sub>OPR</sub>, V<sub>CC</sub> = 3.3 V)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
<sup>t</sup> RC	Read cycle time		300		ns
t <sub>AA</sub>	Address access time	Output load A		150	ns
<sup>t</sup> ACS	Chip select access time	Output load A		150	ns
<sup>t</sup> OE	Output enable to output valid	Output load A		150	ns
<sup>t</sup> CLZ	Chip select to output low Z	Output load B	15		ns
<sup>t</sup> OHL	Output enable until output low Z	Output load B	0		ns
<sup>t</sup> CLH	Output enable until output high Z	Output load B	0	60	ns
tOLZ	Output disable until output high Z	Output load B	0	60	ns
tон	Output hold from address change	Output load A	18		ns



#### **PIN ASSIGNMENTS**





#### **Terminal Functions**

TERM	INAL		DECODIDITION
NAME	NO.	1/0	DESCRIPTION
A0	10		A0 – A3 allow access to the 16 bytes of real-time clock and control registers.
A1	9		
A2	8		
A3	7		
BC	24(1)		BC should be connected to a 3-V backup cell. A voltage within the V <sub>BC</sub> range on the BC pin should be present upon power up to provide proper oscillator start-up. Not accessible in module packages.
CEIN	26		Input to the chip-enable gating circuit
CEOUT	25		$\overline{CE}_{OUT}$ goes low only when $\overline{CE}_{IN}$ is low and $V_{CC}$ is above the power fail threshold. If $\overline{CE}_{IN}$ is low, and power fail occurs, $\overline{CE}_{OUT}$ stays low for 100 µs or until $\overline{CE}_{IN}$ goes high, whichever occurs first.
CS	21	I	Chip-selectinput
DQ0	11	I	DQ0–DQ7 provide x8 data for real-time clock information. These pins connect to the memory data bus.
DQ1	12	Ι	
DQ2	13	Ι	
DQ3	15	Ι	
DQ4	16	Ι	
DQ5	17	I	
DQ6	18	I	
DQ7	19	I	
INT	5		INT goes low when a power fail, periodic, or alarm condition occurs. INT is an open-drain output.
OE	22		OE provides the read control for the RTC memory locations.
RST	6		$\overline{\text{RST}}$ goes low whenever V <sub>CC</sub> falls below the power fail threshold. $\overline{\text{RST}}$ remains low for 200 ms (typical) after V <sub>CC</sub> crosses the threshold on power-up. The bq4802Y/bq4802LY also enters the reset cycle when RST is released from being pulled low for more than 1 $\mu$ s.
VCC	28	Ι	5-V or 3.3-V input
VOUT	1	0	$V_{OUT}$ provides the higher of $V_{CC}$ or $V_{BC}$ , switched internally, to supply external RAM.
	14		Ground
VSS	20(1)		
(1) This pin	should b	e left u	nconnected (NC) when using the SNAPHAT (DSH) package.

5



### **Terminal Functions (Continued)**

TERM	IINAL		DECODIDETON
NAME	NO.	1/0	DESCRIPTION
WDI	23	I	WDI is a three-level input. If WDI remains either high or low for longer than the watchdog time-out period (1.5-s default), WDO goes low. WDO remains low until the next transition at WDI. Leaving WDI unconnected disables the watchdog function. WDI connects to an internal voltage divider between V <sub>OUT</sub> and Vss, which sets it to mid-supply when left unconnected.
WDO	4		WDO goes low if WDI remains either high or low longer than the watchdog time-out period. WDO returns high on the next transition at WDI. WDO remains high if WDI is unconnected.
WE	27		WE provides the write control for the RTC memory locations.
X1	2(1)		Crystal connection
X2	3(1)		

#### FUNCTIONAL BLOCK DIAGRAM

Figure 3 is a block diagram of the bq4802Y/bq4802LY. The following sections describe the bq4802Y/bq4802LY functional operation including clock interface, data-retention modes, power-on reset timing, watchdog timer activation, and interrupt generation.





Figure 3. Block Diagram

#### **READ CYCLE TIMING DIAGRAMS**






SLUS464C - AUGUST 2000 - REVISED JUNE 2002



#### WRITE CYCLE TIMING DIAGRAMS




NOTES: A.  $\overline{WE}$  or  $\overline{CS}$  must be held high <u>during</u> address transition.

B. Because I/O may be active (OE low) during the period, data input signals of opposite polarity to the outputs must be applied.

C. If OE is high, the I/O pins remain in a state of high impedance.

Figure 7. Write Cycle No. 1 – WE Controlled



NOTES: A.  $\overline{WE}$  or  $\overline{CS}$  must be held high <u>during</u> address transition. B. Because I/O may be active (OE low) during the period, data input signals of opposite polarity to the outputs must be applied.

- C. If OE is high, the I/O pins remain in a state of high impedance.
- D. Either tWR1 or tWR2 must be met.
- E. Either t<sub>DH1</sub> or t<sub>DH2</sub> must be met.



# WRITE CYCLE ( $T_A = T_{OPR}$ , $V_{CC} = 5 V$ )

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
tWC	Write cycle time		200		ns
tCW	Chip select to end of write	See Note 1	195		ns
tAW	Address valid to end of write	See Note 1	195		ns
tAS	Address setup time	Measured from address valid to beginning of write <sup>(2)</sup>	30		ns
tWP	Write pulse width	Measured from beginning of write to end of write <sup>(1)</sup>	165		ns
<sup>t</sup> WR1	Write recovery time (write cycle 1)	Measured from WE going high to end of write cycle <sup>(3)</sup>	5		ns
tWR2	Write recovery time (write cycle 2)	Measured from CS going high to end of write cycle <sup>(3)</sup>	15		ns
<sup>t</sup> DW	Data valid to end of write	Measured to first low-to-high transition of either CS or WE	50		ns
<sup>t</sup> DH1	Data hold time (write cycle 1)	Measured from WE going high to end of write cycle <sup>(4)</sup>	0		ns
<sup>t</sup> DH2	Data hold time (write cycle 2)	Measured from CS going high to end of write cycle <sup>(4)</sup>	10		ns
tWZ	Write enable to output high Z	I/O pins are in output state. <sup>(5)</sup>	0	45	ns
tow	Output active from end of write	I/O pins are in output state. <sup>(5)</sup>	0		ns

(1) A write cycle ends at the earlier transition of CS going high and WE going high.
(2) A write occurs during the overlap of a low CS and a low WE. A write cycle begins at the later transition of CS going low or WE going low.
(3) Either t<sub>WR1</sub> or t<sub>WR2</sub> must be met.
(4) Either t<sub>DH1</sub> or t<sub>DH2</sub> must be met.
(5) If CS goes low simultaneously with WE going low or after WE going low, the outputs remain in high Z state.

# WRITE CYCLE (T<sub>A</sub> = T<sub>OPR</sub>, V<sub>CC</sub> = 3.3 V)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
tWC	Write cycle time		300		ns
tCW	Chip select to end of write	See Note 1	250		ns
tAW	Address valid to end of write	See Note 1	250		ns
tAS	Address setup time	Measured from address valid to beginning of write <sup>(2)</sup>	56		ns
tWP	Write pulse width	Measured from beginning of write to end of write <sup>(1)</sup>	280		ns
<sup>t</sup> WR1	Write recovery time (write cycle 1)	Measured from WE going high to end of write cycle <sup>(3)</sup>	8		ns
<sup>t</sup> WR2	Write recovery time (write cycle 2)	Measured from $\overline{CS}$ going high to end of write cycle <sup>(3)</sup>	25		ns
<sup>t</sup> DW	Data valid to end of write	Measured to first low-to-high transition of either CS or WE	80		ns
<sup>t</sup> DH1	Data hold time (write cycle 1)	Measured from WE going high to end of write cycle <sup>(4)</sup>	0		ns
<sup>t</sup> DH2	Data hold time (write cycle 2)	Measured from CS going high to end of write cycle <sup>(4)</sup>	15		ns
twz	Write enable to output high Z	I/O pins are in output state. <sup>(5)</sup>	0	60	ns
tow	Output active from end of write	I/O pins are in output state. <sup>(5)</sup>	0		ns

(1) A write cycle ends at the earlier transition of  $\overline{CS}$  going high and  $\overline{WE}$  going high.

(2) A write occurs during the overlap of a low CS and a low WE. A write cycle begins at the later transition of CS going low or WE going low.

(3) Either tWR1 or tWR2 must be met.

(4) Either t<sub>DH1</sub> or t<sub>DH2</sub> must be met.

(5) If CS goes low simultaneously with WE going low or after WE going low, the outputs remain in high Z state.

POWER-DOWN/POWER-UP TIMING  $(T_A = T_{OPR})$ 


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
tF	V <sub>CC</sub> slew rate fall time	3.0 V to 0 V	300				
<sup>t</sup> R	V <sub>CC</sub> slew rate rise time		VSO to VPDF(max)	100			
	Interrupt delay time from VPFD			6		24	
<sup>t</sup> PF				10		40	μs
			See Note 1	90	100	125	
tWPT	Write-protect time for external SRAM	bq4802LY	See Note 1	150	170	210	
		bq4802Y	See Note 2	100	200	300	
<sup>t</sup> CSR	CS at V <sub>HI</sub> after power-up	bq4802LY	See Note 2	170	330	500	
<sup>t</sup> RST	VPFD to RST active (reset active time-out period)			<sup>t</sup> CSR		<sup>t</sup> CSR	ms
<sup>t</sup> CER	Device enable recovery time	See Note 3	<sup>t</sup> CSR		<sup>t</sup> CSR		
		bq4802Y			9	15	
<sup>t</sup> CED	Device enable propagation delay time to external SRAM	bq4802LY	Output load A		15	25	ns
<sup>t</sup> PBL	Push-button low time			1			μs

(1) Delay after V<sub>CC</sub> slews down past V<sub>PFD</sub> before SRAM is write protected and RST activated.

(2) Internal write-protection period after V<sub>CC</sub> passes V<sub>PFD</sub> on power up.

(3) Time during which external SRAM is write protected after V<sub>CC</sub> passes V<sub>PFD</sub> on power up.

#### CAUTION:NEGATIVE UNDERSHOOTS BELOW THE ABSOLUTE MAXIMUM RATING OF -0.3 V IN BATTERY-BACKUP MODE MAY AFFECT DATA INTEGRITY.



NOTES: A. <u>PWRIE set to 1 to enable power fail interrupt</u>.

B. RST and INT are open drain and require and external pullup resistor.

Figure 9. Power-Down/Power-Up Timing Diagram





Figure 10. Push-Button Reset Timing



### FUNCTIONAL DESCRIPTION

The following sections describe the bq4802Y/bq4802LY functional operation including clock interface, data-retention modes, power-on reset timing, watchdog timer activation, and interrupt generation.

VCC	CS	OE	WE	CEOUT	VOUT	MODE	DQ	POWER
< V <sub>CC</sub> (MAX)	VIH	Х	Х	CEIN	VOUT1	Deselect	High Z	Standby
	VIL	Х	VIL	CEIN	VOUT1	Write	D <sub>IN</sub>	Active
> VCC(MIN)	VIL	VIL	VIH	CEIN	VOUT1	Read	DOUT	Active
	VIL	VIH	VIH	CEIN	VOUT1	Read	High-Z	Active
<vpfd(min>VSO</vpfd(min>	Х	Х	Х	VOH	VOUT1	Deselect	High-Z	CMOS standby
≤V <sub>SO</sub>	Х	Х	Х	VOHB	VOUT2	Deselect	High-Z	Battery-backup mode

#### **Table 1. Operational Truth Table**

#### ADDRESS MAP

The bq4802Y/bq4802LY provides 16 bytes of clock and control status registers. Table 1 is a map of the bq4802Y/bq4802LY registers, and Table 2 describes the register bits.

Addr (h)	D7	D6	D5	D4	D3	D2	D1	D0	Range (h)	Register
0	0	1	0-second dig	it		1-seco	nd digit		00–59	Seconds
4	ALM1	ALM0			1-second digit 00–59		00 50	Seconds alarm		
I		1	0-second dig	it		I-Seco	na aigit		00–59	Seconds alarm
2	0	1	10-minutedig	it		1-minu	ıte digit		00–59	Minutes
3	ALM1	ALM0				1 minu	ito diait		00–59	Minutesalarm
3			10-minutedig	it		1-111110	ıte digit		00-59	winutesalam
4	PM/AM	0	10-hour digit			1-hour digit			01–12AM 81–92PM	Hours
-	ALM1		40 ha					01–12AM 81–92PM Hours alarm		
5	PM/AM	ALM0	10-00	urdigit	1-hourdigit				Hours alarm	
6	0	0	10-da	ıy digit	1-day digit			01–31	Day	
7	ALM1	ALM0	10-da	ıy digit		1-day	/ digit		01–31	Day alarm
8	0	0	0	0	0	da	ay of week dig	git	01–07	Day of Week
9	0	0	0	10 mo.		1-mon	th digit		01–12	Month
А		10-ye	ardigit			1-yea	r digit		00–99	Year
В	(1)	WD2	WD1	WD0	RS3	RS2	RS1	RS0	-	Rates
С	(1)	(1)	(1)	(1)	AIE	PIE	PWRIE	ABE	-	Enables
D	(1)	(1)	(1)	(1)	AF	PF	PWRF	BVF	-	Flags
Е	(1)	(1)	(1)	(1)	UTI	STOP	24/12	DSE	-	Control
F	F 10-century digit					1-century digit			00–99	Century

#### Table 2. Clock and Control Register Map

(1) Unused bits; cannot be written to and read as 0.

(2) Internal write-protection period after V<sub>CC</sub> passes V<sub>PFD</sub> on power up.

(3) Clock calendar data in BCD. Automatic leap year adjustment up to year 2100.

(4) PM/AM = 1 for PM and 0 for AM.

(5) DSE = 1 to enable daylight savings adjustment.

(6) 24/12 = 1 to enable 24-hour data representation and 0 for 12-hour data representation.

(7) Day of week coded as Sunday = 1 through Saturday = 7

(8) <u>BVF = 1</u> for valid BC input
 (9) <u>STOP = 1</u> to turn the RTC on and 0 stops the RTC in battery-backup mode

#### Table 3. Clock and Control Register Map

BIT	DESCRIPTION
24/12	24- or 12-hour data representation
ABE	Alarm interrupt enable in battery-backup mode
AF	Alarm interrupt flag
AIE	Alarm interrupt enable
ALM0–ALM1	Alarm mask bits
BVF	Battery-valid flag
DSE	Daylight savings enable
PF	Periodic interrupt flag
PIE	Periodic interrupt enable
PM/AM	PM or AM indication
PWRF	Power-fail interrupt flag
PWRIE	Power-fail interrupt enable
RS0–RS3	Periodic interrupt rate
STOP	Oscillator stop and start
UTI	Update transfer inhibit
WD0-WD2	Watchdog time-out rate

# CLOCK MEMORY INTERFACE

The bq4802Y/bq4802LY has the same interface for clock/calendar and control information as standard SRAM. To read and write to these locations, the user must put the bq4802Y/bq4802LY in the proper mode and meet the timing requirements.

# **READ MODE**

The bq4802Y/bq4802LY is in read mode whenever  $\overline{OE}$  (output enable) is low and  $\overline{CS}$  (chip select) is low. The unique address, specified by the four address inputs, defines which one of the 16 clock/calendar bytes is to be accessed. The bq4802Y/bq4802LY makes valid data available at the data I/O pins within t<sub>AA</sub> (address access time). This occurs after the last address input signal is stable, and providing the  $\overline{CS}$  and  $\overline{OE}$  (output enable) access times are met. If the  $\overline{CS}$  and  $\overline{OE}$  access times are not met, valid data is available after the latter of chip select access time (t<sub>ACS</sub>) or output enable access time (t<sub>OE</sub>).

 $\overline{\text{CS}}$  and  $\overline{\text{OE}}$  control the state of the eight three-state data I/O signals. If the outputs are activated before  $t_{AA}$ , the data lines are driven to an indeterminate state until  $t_{AA}$ . If the address inputs are changed while  $\overline{\text{CS}}$  and  $\overline{\text{OE}}$  remain low, output data remains valid for  $t_{OH}$  (output data hold time), but goes indeterminate until the next address access.

#### WRITE MODE

The bq4802Y/bq4802LY is in write mode whenever  $\overline{\text{WE}}$  and  $\overline{\text{CS}}$  are active. The start of a write is referenced from the latter-occurring falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CS}}$ . A write is terminated by the earlier rising edge of  $\overline{\text{WE}}$  or  $\overline{\text{CS}}$ . The addresses must be held valid throughout the cycle.  $\overline{\text{CS}}$  or

 $\overline{\text{WE}}$  must return high for a minimum of  $t_{WR2}$  from  $\overline{\text{CS}}$  or  $t_{WR1}$  from  $\overline{\text{WE}}$  prior to the initiation of another read or write cycle.

Data-in must be valid  $t_{DW}$  prior to the end of write and remain valid for  $t_{DH1}$  or  $t_{DH2}$  afterward.  $\overline{OE}$  should be kept high during write cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{CS}$  and  $\overline{OE}$ , a low on  $\overline{WE}$  disables the outputs  $t_{WZ}$  after  $\overline{WE}$  falls.

# READING THE CLOCK

Once every second, the user-accessible clock/calendar locations are updated simultaneously from the internal real-time counters. To prevent reading data in transition, updates to the bq4802Y/bq4802LY clock registers should be halted. Updating is halted by setting the update transfer inhibit (UTI) bit D3 of the control register E. As long as the UTI bit is 1, updates to user-accessible clock locations are inhibited. Once the frozen clock information is retrieved by reading the appropriate clock memory locations, the UTI bit should be reset to 0 in order to allow updates to occur from the internal counters. Because the internal counters are not halted by setting the UTI bit, reading the clock locations has no effect on clock accuracy. Once the UTI bit is reset to 0, the internal registers update within one second the user-accessible registers with the correct time. A halt command issued during a clock update allows the update to occur before freezing the data.

#### SETTING THE CLOCK

The UTI bit must also be used to set the bq4802Y/bq4802LY clock. Once set, the locations can be written with the desired information in BCD format. Resetting the UTI bit to 0 causes the written values to be transferred to the internal clock counters and allows updates to the user-accessible registers to resume within one second.

# STOPPING AND STARTING THE CLOCK OSCILLATOR

The bq4802Y/bq4802LY clock can be programmed to turn off when the part goes into battery back-up mode by setting STOP to 0 prior to power down. If the board using the bq4802Y/bq4802LY is to spend a significant period of time in storage, the STOP bit can be used to preserve some battery capacity. STOP set to 1 keeps the clock running when V<sub>CC</sub> drops below V<sub>SO</sub>. With V<sub>CC</sub> greater than V<sub>SO</sub>, the bq4802Y/bq4802LY clock runs regardless of the state of STOP.

#### POWER-DOWN/POWER-UP CYCLE

The bq4802Y/bq4802LY continuously monitors V<sub>CC</sub> for out-of-tolerance. During a power failure, when V<sub>CC</sub> falls below V<sub>PFD</sub>, the bq4802Y/bq4802LY write-protects the clock and storage registers. The power source is switched to BC when V<sub>CC</sub> is less than V<sub>PFD</sub> and BC is greater than V<sub>PFD</sub>, or when V<sub>CC</sub> is less than V<sub>BC</sub> and V<sub>BC</sub> is less than

SLUS464C - AUGUST 2000 - REVISED JUNE 2002



 $V_{PFD}.$  RTC operation and storage data are sustained by a valid backup energy source. When  $V_{CC}$  is above  $V_{PFD}$ , the power source is  $V_{CC}.$  Write-protection continues for  $t_{CSR}$  time after  $V_{CC}$  rises above  $V_{PFD}.$ 

An external CMOS static RAM is battery-backed using the  $V_{OUT}$  and chip enable output pins from the bq4802Y/ bq4802LY. As the voltage input  $V_{CC}$  slews down during a power failure, the chip enable output,  $\overline{CE}_{OUT}$ , is forced inactive independent of the chip enable input  $\overline{CE}_{IN}$ .

This activity unconditionally write-protects the external SRAM as  $V_{CC}$  falls below  $V_{PFD}$ . If a memory access is in progress to the external SRAM during power-fail detection, that memory cycle continues to completion before the memory is write-protected. If the memory cycle is not terminated within time  $t_{WPT}$ , the chip enable output is unconditionally driven high, write-protecting the controlled SRAM.

As the supply continues to fall past V<sub>PFD</sub>, an internal switching device forces V<sub>OUT</sub> to the external backup energy source.  $\overline{CE}_{OUT}$  is held high by the V<sub>OUT</sub> energy source.

During power up,  $V_{OUT}$  is switched back to the main supply as  $V_{CC}$  rises above the backup cell input voltage sourcing  $V_{OUT}$ . If  $V_{PFD} < V_{BC}$  on the bq4802Y/bq4802LY the switch to the main supply occurs at  $V_{PFD}$ . CEOUT is held inactive for time t<sub>CER</sub> (200-ms maximum) after the power supply has reached  $V_{PFD}$ , independent of the  $\overline{CE}_{IN}$  input, to allow for processor stabilization.

During power-valid operation, the  $\overline{CE}_{IN}$  input is passed through to the  $\overline{CE}_{OUT}$  output with a propagation delay of less than 12 ns. Figure 2 shows the hardware hookup for the external RAM, battery, and crystal.

A primary backup energy source input is provided on the bq4802Y/bq4802LY. The BC input accepts a 3-V primary battery, typically some type of lithium chemistry. Since the bq4802Y/bq4802LY provides for reverse battery charging protection, no diode or current limiting resistor is needed in series with the cell. To prevent battery drain when there is no valid data to retain, V<sub>OUT</sub> and CE<sub>OUT</sub> are internally isolated from BC by the initial connection of a battery. Following the first application of  $V_{CC}$  above  $V_{PED}$ , this isolation is broken, and the backup cell provides power to  $V_{OUT}$  and  $\overline{CE}_{OUT}$  for the external SRAM. The crystal should be located as close to X1 and X2 as possible and meet the specifications in the crystal specifications section of the electrical characteristics tables. With the specified crystal, the bg4802Y/bg4802LY RTC is accurate to within one minute per month at room temperature. In the absence of a crystal, a 32.768-kHz waveform can be fed into X1 with X2 grounded. The power source and crystal are integrated into the SNAPHAT modules.

#### Power-On Reset

Thebq4802Y/bq4802LY provides a power-on reset, which pulls the RST pin low on power down and remains low on power up for  $t_{RST}$  after  $V_{CC}$  passes  $V_{PFD}$ . With valid battery voltage on BC, RST remains valid for  $V_{CC} = V_{SS}$ .

#### Push-Button Reset

The bq4802Y/bq4802LY also provides a push-button override to the reset when the device is not already in a reset cycle. When the RST pin is released after being pulled low for 1  $\mu$ s then the RST stays low for 200 ms (typical).

#### WATCHDOG TIMER

The watchdog monitors microprocessor activity through the watchdog input (WDI). To use the watchdog function, connect WDI to a bus line or a microprocessor I/O line. If WDI remains high or low for longer than the watchdog time-out period (1.5 seconds default), the bq4802Y/ bq4802LY asserts WDO and RST.

#### Watchdog Input

The bq4802Y/bq4802LY resets the watchdog timer if a change of state (high-to-low, low-to-high, or a minimum 100 ns pulse) occurs at the watchdog input (WDI) during the watchdog period. The watchdog time-out is set by WD0 – WD2 in register B. The bq4802Y/bq4802LY maintains the watchdog time-out programming through power cycles. The default state (no valid battery power) of WD0 – WD2 is 000 or 1.5 s on power up. Table 3 shows the programmable watchdog time-out rates. The watchdog time-out period immediately after a reset is equal to the programmed watchdog time-out.

To disable the watchdog function, leave WDI floating. An internal resistor network (100-k $\Omega$  equivalent impedance at WDI) biases WDI to approximately 1.6 V. Internal comparators detect this level and disable the watchdog timer. When V<sub>CC</sub> is below the power-fail threshold, the bq4802Y/bq4802LY disables the watchdog function and disconnects WDI from its internal resistor network, thus making it high impedance.

#### Watchdog Output

The watchdog output (WDO) remains high if there is a transition or pulse at WDI during the watchdog timeout period. The bq4802Y/bq4802LY disables the watchdog function and WDO is a logic high when  $V_{CC}$  is below the power fail threshold, battery-backup mode is enabled, or WDI is an open circuit. In watchdog mode, if no transition occurs at WDI during the watchdog time-out period, the bq4802Y/bq4802LY asserts  $\overline{RST}$  for the reset time-out period t1. WDO goes low and remains low until the next transition at WDI. If WDI is held high or low indefinitely,  $\overline{RST}$  generates pulses (t1 seconds wide) every t3 seconds. Figure 11 shows the watchdog timing.




Figure 11. Watchdog Time-Out Period and Reset Active Time

Table 4.	Watchdog and Reset Timeout Rates
----------	----------------------------------

Table 5. Periodic Interrupt Rates

WD2	WD1	WD0	WATCHDOG TIMEOUT PERIOD	RESET TIMEOUT PERIOD
0	0	0	1.50 s	0.25 ms
0	0	1	23.4375 ms	3.9063 ms
0	1	0	46.875 ms	7.8125 ms
0	1	1	93.750 ms	15.625 ms
1	0	0	187.5 ms	31.25 ms
1	0	1	375 ms	62.5 ms
1	1	0	750 ms	125 ms
1	1	1	3.0 s	0.5 s

### **INTERRUPTS**

The bq4802Y/bq4802LY allows three individually selected interrupt events to generate an interrupt request on the INT pin. These three interrupt events are:

- The periodic interrupt, programmable to occur once every 30.5 
  µs to 500 ms.
- The alarm interrupt, programmable to occur once per second to once per month.
- The power-fail interrupt, which can be enabled to be asserted when the bq4802Y/bq4802LY detects a power failure.

An individual interrupt-enable bit in register C, the interrupts register, enables the periodic, alarm and power-fail interrupts. When an event occurs, its event flag bit in the flags register, register D, is set. If the corresponding event enable bit is also set, then an interrupt request is generated. Reading the flags register clears all flag bits and makes INT high impedance. To reset the flag register, the bq4802Y/bq4802LY addresses must be held stable at register D for at least 50 ns to avoid inadvertent resets.

#### **Periodic Interrupt**

Bits RS3 – RS0 in the interrupt register program the rate for the periodic interrupt. The user can interpret the interrupt in two ways, either by polling the flags register for PF assertion or by setting PIE so that  $\overline{INT}$  goes active when the bq4802Y/bq4802LY sets the periodic flag. Reading the flags register resets the PF bit and returns  $\overline{INT}$ to the high-impedance state. Table 5 shows the periodic rates.

	REGIST		PERIODIC	
RS3	RS2	RS1	RS0	INTERRUPT
0	0	0	0	NONE
0	0	0	1	30.5175μs
0	0	1	0	61.035 μs
0	0	1	1	122.070μs
0	1	0	0	244.141 μs
0	1	0	1	488.281 μs
0	1	1	0	976.5625μs
0	1	1	1	1.95315 ms
1	0	0	0	3.90625 ms
1	0	0	1	7.8125 ms
1	0	1	0	15.625 ms
1	0	1	1	31.25 ms
1	1	0	0	62.5 ms
1	1	0	1	125 ms
1	1	1	0	250 ms
1	1	1	1	500 ms

# ALARM INTERRUPT

Registers 1, 3, 5, and 7 program the real-time clock alarm. During each update cycle, the bg4802Y/bg4802LY compares the date, hours, minutes, and seconds in the clock registers with the corresponding alarm registers. If a match between all the corresponding bytes is found, the alarm flag AF in the flags register is set. If the alarm interrupt is enabled with AIE, an interrupt request is generated on INT. The alarm condition is cleared by a read to the flags register. ALM1 - ALM0 in the alarm registers, mask each alarm compare byte. Setting ALM1 (D7) and ALM0 (D6) to 1 masks an alarm byte. Alarm byte masking can be used to select the frequency of the alarm interrupt, according to Table 6. The alarm interrupt can be made active while the bq4802Y/bq4802LY is in the batterybackup mode by setting ABE in the interrupts register. Normally, the INT pin goes high-impedance during battery backup. With ABE set, INT is driven low if an alarm condition occurs and the AIE bit is set.



#### Table 6. Alarm Frequency

1h	3h	5h	7h	ALARM FREQUENCY	
ALM1-ALM0	ALM1-ALM0	ALM1-ALM0	ALM1-ALM0	ALARMFREQUENCT	
1	1	1	1	Once per second	
0	1	1	1	Once per minute when seconds match	
0	0	1	1	Once per hour, when minutes and seconds match	
0	0	0	1	Once per day, when hours, minutes and seconds match	
0	0	0	0	When date, hours minutes and seconds match	

#### **POWER-FAIL INTERRUPT**

When V<sub>CC</sub> falls to the power-fail-detect point, the power-fail flag PWRF is set. If the power-fail interrupt enable bit (PWRIE) is also set, then  $\overline{\text{INT}}$  is asserted low. The power-fail interrupt occurs t<sub>WPT</sub> before the bq4802Y/bq4802LY generates a reset and deselects.

# **BATTERY-LOW WARNING**

The bq4802Y/bq4802LY checks the battery on power-up. When the battery voltage is approximately 2.1 V, the battery valid flag BVF in the flags register is set to a 0 indicating that clock and RAM data may be invalid.

#### MECHANICAL DATA

#### DW (R-PDSO-G\*\*)


(AS

STRUMENTS

www.ti.com

#### PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



NOTES:A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013


SLUS464C - AUGUST 2000 - REVISED JUNE 2002



14 PINS SHOWN



#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.


D. Falls within JEDEC MO-153



# **MECHANICAL DATA**

### DSH (R-PDSO-G28)

PLASTIC SMALL-OUTLINE



DIMENSION	INCI	HES	MILLIM	ETERS	
DIMENSION	MIN MAX		MIN	MAX	
A	-	0.120	-	3,05	
A1	0.002	0.014	0,05	0,36	
A2	0.092	0.106	2,34	2,69	
В	0.014	0.020	0,36	0,51	
С	0.006	0.012	0,15	0,30	
D	0.697	0.728	17,70	18,49	
E	0.324	0.350	8,23	8,89	
е	0.050	)TYP	1,27 TYP		
eA	0.612	0.628	15,54	15,95	
eB	0.126	0.142	3,20	3,61	
Н	0.453	0.500	11,51	12,70	
L	0.016	0.050	0,41	1,27	
×	0°	8°	0°	<b>8</b> °	
N	2	8	2	8	
СР	_	0.004	_	0,10	

NOTES:A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated