

## Very Low Power/Voltage CMOS SRAM 128K X 16 bit

## BS616LV2012

### **■ FEATURES**

Very low operation voltage: 2.7 ~ 3.6V

· Very low power consumption :

Vcc = 3.0V C-grade: 30mA (Max.) operating current I -grade: 35mA (Max.) operating current

0.15uA (Typ.) CMOS standby current

· High speed access time :

-70 70ns (Max.) at Vcc = 3.0V -10 100ns (Max.) at Vcc = 3.0V

•Automatic power down when chip is deselected

• Three state outputs and TTL compatible

· Fully static operation

Data retention supply voltage as low as 1.5V

Easy expansion with CE and OE options

• I/O Configuration x8/x16 selectable by LB and UB pin

#### DESCRIPTION

The BS616LV2012 is a high performance, very low power CMOS Static Random Access Memory organized as 131,072 words by 16 bits and operates from a wide range of 2.7V to 3.6V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.15uA and maximum access time of 70/100ns in 3V operation. Easy memory expansion is provided by active LOW chip enable  $(\overline{\text{OE}})$ , active LOW output enable  $(\overline{\text{OE}})$  and three-state output drivers


The BS616LV2012 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS616LV2012 is available in DICE form, JEDEC standard 48-pin TSOP Type I package and 48-pin BGA type.


### **■ PRODUCT FAMILY**

			SPEED	POWER DISSIPATION		
PRODUCT FAMILY	OPERATING TEMPERATURE	Vcc RANGE	(ns)	STANDBY (ICCSB1, Max)	Operating (Icc, Max)	PKG TYPE
FAMILI	TEWFERATORE	KANGE	Vcc=3.0V	Vcc=3.0V	Vcc=3.0V	
BS616LV2012DC						DICE
BS616LV2012TC	+0 ° C to +70 ° C	2.7V ~ 3.6V	70 / 100 8uA	30mA	TSOP1-48	
BS616LV2012AC						BGA-48-0608
BS616LV2012DI						DICE
BS616LV2012TI	-40 ° C to +85 ° C	2.7V ~ 3.6V	70 / 100	12uA	35mA	TSOP1-48
BS616LV2012AI						BGA-48-0608

### **■ PIN CONFIGURATIONS**



### ■ BLOCK DIAGRAM



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.



### **■ PIN DESCRIPTIONS**

Name	Function
A0-A16 Address Input	These 17 address inputs select one of the 131,072 x 16-bit words in the RAM.
CE Chip Enable Input	$\overline{\text{CE}}$ is active LOW. Chip enables must be active when data read from or write to the device. if chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when $\overline{WE}$ is HIGH and $\overline{OE}$ is LOW, output data will be present on the DQ pins; when $\overline{WE}$ is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{\text{OE}}$ is inactive.
LB and UB Data Byte Control Input	Lower byte and upper byte data input/output control pins.
DQ0 - DQ15 Data Input/Output Ports	These 16 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

## ■ TRUTH TABLE

MODE	CE	WE	OE	LB	ŪB	DQ0~DQ7	DQ8~DQ15	Vcc CURRENT
Not selected (Power Down)	Н	Х	Х	х	Х	High Z	High Z	I <sub>CCSB</sub> , I <sub>CCSB1</sub>
Output Disabled	L	Н	Н	Х	Х	High Z	High Z	Icc
				L	L	Dout	Dout	I <sub>cc</sub>
Read	L	Н	L	Н	L	High Z	Dout	I <sub>cc</sub>
				L	Н	Dout	High Z	· Icc
				L	L	Din	Din	I <sub>cc</sub>
Write	L	L	X	Н	Ĺ	X	Din	I <sub>cc</sub>
				L	Н	Din	X	I <sub>cc</sub>



### ■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
V TERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
T BIAS	Temperature Under Bias	-40 to +125	°C
T STG	Storage Temperature	-60 to +150	°C
P T Power Dissipation		1.0	W
I OUT	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **■ OPERATING RANGE**

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0°C to +70°C	2.7V ~ 3.6V
Industrial	-40°C to +85°C	2.7V ~ 3.6V

### ■ CAPACITANCE (1) (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VI/O=0V	8	pF

<sup>1.</sup> This parameter is guaranteed and not tested.

### ■ DC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	<b>TYP.</b> (1)	MAX.	UNITS
V <sub>IL</sub>	Guaranteed Input Low Voltage <sup>(2)</sup>		Vcc=3.0V	-0.5		8.0	V
VIH	Guaranteed Input High Voltage <sup>(2)</sup>		Vcc=3.0V	2.0		Vcc+0.2	>
IIL	Input Leakage Current	Vcc = Max, V <sub>N</sub> = 0V to Vcc				1	uA
la	Output Leakage Current	$Vcc = Max, \overline{CE} = V_{H} \text{ or } \overline{OE} = V_{H}$ $V_{IO} = 0V \text{ to } Vcc$				1	uA
٧aL	Output Low Voltage	Vcc = Max, IQ = 2mA	Vcc=3.0V			0.4	V
Vaн	Output High Voltage	Vcc = Min, I <sub>OH</sub> = -1mA	Vcc=3.0V	2.4			V
Ιœ	Operating Power Supply Current	<u>CE</u> = V <sub>I</sub> , I <sub>M</sub> = 0mA, F = Fmax <sup>(3)</sup>	Vcc=3.0V		1	30	mA
locs	Standby Current-TTL	CE = V <sub>IH</sub> I <sub>DQ</sub> = 0mA	Vcc=3.0V		-	1	mA
locs <sub>B1</sub>	Standby Current-CMOS	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Vcc=3.0V		0.15	8	uA

<sup>1.</sup> Typical characteristics are at TA = 25°C.

## ■ DATA RETENTION CHARACTERISTICS (TA = 0 to + 70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	<b>TYP.</b> (1)	MAX.	UNITS
V <sub>DR</sub>	Vcc for Data Retention	CE   UVcc - 0.2V   Vin   UVcc - 0.2V or Vin   Ø0.2V	1.5		-	<b>&gt;</b>
ICCER	Data Retention Current	CE   ÛVcc - 0.2V   Vin   ÛVcc - 0.2V or Vin   Ø0.2V		0.1	5	uA
tar	Chip Deselect to Data Retention Time	See Retention Waveform	0			ns
t <sub>R</sub>	Operation Recovery Time	Coo retenden wavelenn	T <sub>RC</sub> (2)			ns

<sup>1.</sup> Vcc = 1.5V,  $T_A = + 25^{\circ}C$ 


<sup>2.</sup> These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.

<sup>3.</sup> Fmax =  $1/t_{RC}$ .

<sup>2.</sup>  $t_{RC}$  = Read Cycle Time




## ■ LOW V<sub>CC</sub> DATA RETENTION WAVEFORM ( CE Controlled )




### ■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Level	0.5Vcc

### ■ AC TEST LOADS AND WAVEFORMS



### **■ KEY TO SWITCHING WAVEFORMS**




## ■ AC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C, Vcc = 3.0V) READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION			DESCRIPTION			BS6 MIN.	UNIT	
t <sub>avax</sub>	<b>t</b> <sub>RC</sub>	Read Cycle Time		70	1		100	I		ns
t <sub>avqv</sub>	t <sub>AA</sub>	Address Access Time		ı	1	70	1	I	100	ns
t <sub>elqv</sub>	t <sub>acs</sub>	Chip Select Access Time	(CE)	1	1	70	1	I	100	ns
t <sub>BA</sub>	t <sub>BA</sub>	Data Byte Control Access Time	$(\overline{LB},\overline{UB})$	ı	ı	50	ı	I	60	ns
<b>t</b> <sub>GLQV</sub>	t <sub>oe</sub>	Output Enable to Output Valid		ı	-	50	ı	I	60	ns
t <sub>E1LQX</sub>	t <sub>cLZ</sub>	Chip Select to Output Low Z	Chip Select to Output Low Z (CE)		1		15	I		ns
t <sub>BE</sub>	t <sub>BE</sub>	Data Byte Control to Output Low Z	$(\overline{LB},\overline{UB})$	10			15	1		ns
<b>t</b> <sub>GLQX</sub>	t <sub>oLZ</sub>	Output Enable to Output in Low Z		10	1		15	I		ns
<b>t</b> <sub>EHQZ</sub>	<b>t</b> <sub>cHZ</sub>	Chip Deselect to Output in High Z	(CE)	0		40	0	ı	45	ns
t <sub>BDO</sub>	t <sub>bdo</sub>	Data Byte Control to Output High Z	Data Byte Control to Output High Z (LB,UB)			40	0		45	ns
<b>t</b> <sub>GHQZ</sub>	<b>t</b> <sub>oHZ</sub>	Output Disable to Output in High Z		0	1	35	0	I	40	ns
<b>t</b> <sub>AXOX</sub>	<b>t</b> <sub>он</sub>	Output Disable to Address Change		10			15			ns




## ■ SWITCHING WAVEFORMS (READ CYCLE)


## READ CYCLE1 (1,2,4)



## READ CYCLE2 (1,3,4)



### READ CYCLE3 (1,4)



### NOTES:

- 1. WE is high for read Cycle.
- 2. Device is continuously selected when  $\overline{\text{CE}}$  =  $V_{\text{IL}}$ .
- 3. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition low.
- 4. OE = VIL.
- 5. Transition is measured  $\pm$  500mV from steady state with C<sub>L</sub> = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.




# ■ AC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C, Vcc = 3.0V) WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION			I6LV201 TYP.			16LV201 TYP.		UNIT
t <sub>AVAX</sub>	$t_wc$	Write Cycle Time		70			100	ı	ı	ns
t <sub>E1LWH</sub>	$t_cw$	Chip Select to End of Write		70			100	1	ı	ns
t <sub>avwl</sub>	t <sub>as</sub>	Address Setup Time		0			0			ns
t <sub>avwh</sub>	t <sub>aw</sub>	Address Valid to End of Write	Address Valid to End of Write				100			ns
t <sub>wLWH</sub>	$t_{\scriptscriptstyleWP}$	Write Pulse Width	Write Pulse Width				70	-	1	ns
t <sub>whax</sub>	$t_{wr}$	Write recovery Time	$(\overline{CE},\overline{WE})$	0			0	-	-	ns
t <sub>sw</sub>	t <sub>вw</sub>	Date Byte Control to End of Write	$(\overline{LB},\overline{UB})$	60			80			ns
t <sub>wLQZ</sub>	t <sub>wnz</sub>	Write to Output in High Z		0		30	0		40	ns
t <sub>DVWH</sub>	t <sub>DW</sub>	Data to Write Time Overlap		30			40			ns
t <sub>whdx</sub>	t <sub>DH</sub>	Data Hold from Write Time	Data Hold from Write Time				0			ns
<b>t</b> <sub>GHQZ</sub>	t <sub>onz</sub>	Output Disable to Output in High Z	0		30	0	-	40	ns	
t <sub>whox</sub>	t <sub>ow</sub>	End of Write to Output Active		5			10	1	1	ns


## ■ SWITCHING WAVEFORMS (WRITE CYCLE)

## WRITE CYCLE1 (1)





## WRITE CYCLE2 (1,6)




#### NOTES:


- 1. WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. Two is measured from the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the  $\overline{\text{CE}}$  low transition occurs simultaneously with the  $\overline{\text{WE}}$  low transitions or after the  $\overline{\text{WE}}$  transition, output remain in a high impedance state.
- 6.  $\overline{OE}$  is continuously low ( $\overline{OE} = V_{IL}$ ).
- 7. Dout is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
- 9. If  $\overline{\text{CE}}$  is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured  $\pm$  500mV from steady state with CL = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11. Towis measured from the later of  $\overline{\text{CE}}$  going low to the end of write.




### **■ ORDERING INFORMATION**



### **■ PACKAGE DIMENSIONS**






48 mini-BGA (6 x 8)

NOTES:


- 1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2: PIN#1 DOT MARKING BY LASER OR PAD PRINT.
- 3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.

BALL PITCH e = 0.75									
D	D E N D1 E1								
8.0 6.0 48 5.25 3.75									






### **■ PACKAGE DIMENSIONS**



## TSOP1-48PIN





## **REVISION HISTORY**

2.2	2001 Data Sheet release	Apr. 15, 2001		
Revision	Description	Date	Note	



This page is left blank intentionally.