Dual-line serial control sound processor IC BH3865S

The BH3865S is a signal processing IC developed for the control of volume and tone quality in TV equipment. Since dual-line serial control (I²C BUS) is used, the volume level and tone quality in TV equipment can be changed using signals such as those from a microcomputer or similar device.

Note: I²C BUS is a registered trademark of Philips.

Applications

DVDs, personal computers, high-vision TVs, karaoke sets, digital broadcasts, CATVs, and other TV equipment

Features

- 1) 2-channel volume and sound quality control.
- 2) Absorption of volume deviation between input sources and improved S / N ratio, for better sound quality, using an AGC circuit.
- 3) Control through I2C BUS serial control.
- 4) Internal pseudo-stereo circuit provides phase-shift matrix surround effect.

● Absolute maximum ratings (Ta = 25°C)


Parameter	Symbol	Limits	Unit
Power supply voltage	Vcc	10.0	V
Power dissipation	Pd	1250*	mW
Operating temperature	Topr	-25~+75	°C
Storage temperature	Tstg	-55~+125	°C

^{*}Reduced by 12.5mW for each increase in Ta of 1 $^{\circ}\text{C}$ over 25 $^{\circ}\text{C}.$

● Recommended operating conditions (Ta = 25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power supply voltage	Vcc	7.0	-	9.5	V

●Block diagram



Pin descriptions

Pin No.	Pin name	Function
1	Rın	Rch input
2	GND	Ground
3	AGCADJ	AGC 0dB adjustment
4	LS1	AGC level sensor 1
5	LS2	AGC level sensor 2
6	Sout	Sch output pin and LPF
7	PS	Phase shift pin (internal resistance:18kΩ)
8	Vref	1 / 2 Vcc
9	STB	Bass shock sound integration
10	RT	Rch Treble fc setting
11	RB	Rch Bass fc setting
12	Rоит	Rch output
13	SRV	Vol Rch shock sound integration
14	SLV	Vol Lch shock sound integration
15	SCL	I ² C communications clock
16	SDA	I ² C communications data

Pin No.	Pin name	Function
17	DAC	Expansion DAC (L / H)
18	N.C.	No connection
19	N.C.	No connection
20	Louт	Lch output
21	N.C.	No connection
22	N.C.	No connection
23	LB	Lch Bass fc setting
24	LT	Lch Treble fc setting
25	STT	Treble shock sound integration
26	BGAIN	Bass Mix Gain adjustment
27	MSın	Mono Sur input
28	Вім	Bass detection LPF operating amplifier input
29	ADD	L + R added output after AGC
30	N.C.	No connection
31	Vcc	Power supply, 9V
32	Lin	Lch input

●Input / output circuits

Pin No.	Pin name	Pin voltage	Zın	1/0	Equivalent circuit	Function
1 32	Rin Lin	4.5V	50k	ı	Vcc	Input pins.
12 20	Rоит Louт	4.5V	-	0	200 Vcc Vcc Vcc Qnd	Output pins.
3	AGCADJ	-	-	I	Voc GND	AGC 0dB adjustment pin. This pin is connected to the base of PNP. The current output from this pin is 1μA (Typ.) Max.
4	LS1	-	-	-	Vcc 200 3200 32k 300 3	Time constant pin on the side that suppresses the AGC signal level.

Pin No.	Pin name	Pin voltage	Zın	1/0	Equivalent circuit	Function
5	LS2		-	-	Vcc 200 20k 2k WW	Time constant pin on the side that amplifies the AGC signal level.
6	Souт	4.5V	10k	0	Vcc 2000 S 2000	Serves as both the output pin for the surround and pseudostereo effects, and the LPF pin.
7	PS	-	-	-	Vcc	For the phase-shifter filter for the surround and pseudo-stereo effects.
8	Vref	4.5V	-	-	Vcc \$50k \$50k \$600 \$600 \$600 \$600 \$600 \$600 \$600 \$6	1 / 2 Vcc. This voltage serves as the power supply for the signal system.

Pin No.	Pin name	Pin voltage	Zın	1/0	Equivalent circuit	Function
9 25	STB STT		30k	-	Vcc Solver DAC	Integration pins that prevent shock sound when switching the bass and treble levels.
10 24	RT LT	4.5V	30k	-	Vcc	Treble filter pins for the left and right channels.
11 23	RB LB	4.5V	30k	-	Vcc	Bass filter pins for the left and right channels.
13 14	SRV SLV	-	30k	-	Vcc Salar Sala	Integration pins that prevent shock sound when switching the volume levels on the left and right channels.

Pin No.	Pin neme	Pin voltage	Zın	1/0	Equivalent circuit	Function
15	SCL	-	-	ı	Vcc GND	SCL pin for the I ² C BUS. This is the clock pin.
16	SDA	-	-	ı	Vcc GND Control logic	SDA pin for the I ² C BUS. The Ackowledge signal is output from this pin. This is the data pin.
17	DAC	0/5	-	0	74.6k Spin Spin Spin Spin Spin Spin Spin Spin	0V and 5V output pin that enables control with the I ² C BUS.
26	BGAIN	4.5V	-	-	SON 10k	Gain adjustment pin used to mix the bass on the left and right channels.

Pin No.	Pin name	Pin voltage	Zın	1/0	Equivalent circuit	Function
27	MSin	4.5V	50k	ı	Vcc Solv S	Surround input section for monaural signals in the surround section.
28	Вім	4.5V	50k	ı	Vcc BGAIN BGAIN Solv 12 Vcc	Bass signal input to the left and right channels.
29	ADD	4.5V	-	0	10k 200 GND	Incremented output from the left and right channels following AGC.
31	Vcc	9V	-	-	-	Power supply pin.
2	GND	oV	-	-	-	Ground pin.


ullet Electrical characteristics (unless otherwise noted, Ta = 25°C, Vcc = 9V, f = 1kHz, R₉ = 600 Ω , RL = 10k Ω)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Quiescent circuit current	lα	-	27	45	mA	V _{IN} =0V _{rms}
Max. output voltage, Rch	Vomr	2.1	2.5	-	Vrms	THD=1% (©)
Max. output voltage, Lch	Vомь	2.1	2.5	-	Vrms	THD=1% (©)
Voltage gain, Rch	Gvr	-1.5	0	1.5	dB	VIN=1Vrms, GVR=20log (B)/VIN)
Voltage gain, Lch	GvL	-1.5	0	1.5	dB	VIN=1Vrms, GvL=20log (B)/VIN)
Total harmonic distortion,Rch	THDR	-	0.01	0.1	%	V _{IN} =1V _{rms}
Total harmonic distortion,Lch	THD∟	-	0.01	0.1	%	V _{IN} =1V _{rms}
Output noise voltage, Rch	Vnor	-	35	70	μVrms	Rg=0Ω, DIN AUDIO
Output noise voltage, Lch	Vnol	-	35	70	μVrms	Rg=0Ω, DIN AUDIO
Residual noise voltage, Rch	VMNOR	-	3	10	μVrms	Rg=0Ω, DIN AUDIO
Residual noise voltage, Lch	VMNOL	-	3	10	μVrms	Rg=0Ω, DIN AUDIO
Crosstalk, Rch→Lch	CT _{R-L}	70	78	-	dB	VIN=1Vrms, CT _{R-L} =20log (B) _R /B) _L)
Crosstalk, Lch→Rch	CT _{L-R}	70	78	-	dB	VIN=1Vrms, CT _{L-R} =20log (B) _L / B) _R)
Input impedance, Rch	RINR	35	50	65	kΩ	finr=1kHz, Vin=1Vrms, Rinr= $\frac{50k\times \textcircled{A}}{(1-\textcircled{A})}$
Input impedance, Lch	RINL	35	50	65	kΩ	finL=1kHz, Vin=1Vrms, RinL= $\frac{50k\times \textcircled{A}}{(1-\textcircled{A})}$
Output impedance, Rch	Routr	-	-	50	Ω	foutr=1kHz, Routr= $\frac{1k \times \bigcirc}{1-\bigcirc}$
Output impedance, Lch	Routl	-	-	50	Ω	foutl=1kHz, Routl= $\frac{1k\times \bigcirc}{1-\bigcirc}$
Ripple rejection, Rch	RRR	40	53	-	dB	$ \begin{array}{ccc} f_{RR} = 100 Hz, & RR_R = 20 log & \frac{V_{RR}}{\widehat{\mathbb{B}}} \end{array} $
Ripple rejection, Lch	RR∟	40	53	-	dB	$ \begin{cases} f_{RR} = 100 \text{Hz}, \\ V_{RR} = 100 \text{mV/rms}, \end{cases} \text{RR} \\ \text{L} = 20 \text{log} \frac{V_{RR}}{\widehat{\mathbb{B}}} $
Muting level, Rch	VMUTER	80	90	-	dB	VIN=1Vrms, VMUTER=20log VIN B
Muting level, Lch	VMUTEL	80	90	-	dB	VIN=1Vrms, VMUTEL=20log VIN B
Volume attenuation, Rch	ATTMAXR	80	90	-	dB	VIN=1Vrms, ATT _{MAXR} =20log VIN B
Volume attenuation, Lch	ATTMAXL	80	90	-	dB	VIN=1Vrms, ATT _{MAXL} =20log VIN B
Channel balance 1, Rch→Lch	CB _{1R-L}	-1.5	0	1.5	dB	VIN=1Vrms, CB _{1R-L} =20log BR BL
Channel balance 2, Rch→Lch	CB _{2R-L}	-2.0	0	2.0	dB	VIN=1Vrms, CB _{2R-L} =20log $\frac{\widehat{\mathbb{B}}_R}{\widehat{\mathbb{B}}_L}$
Bass boost gain, Rch	VBMAXR	13	15.5	18	dB	Compartion with f=100Hz, V _{IN} =100mVrms, bass flat
Bass boost gain, Lch	VBMAXL	13	15.5	18	dB	Compartion with f=100Hz, V _{IN} =100mVrms, bass flat
Bass cut gain, Rch	VBMINR	-18	-15.5	-13	dB	Compartion with f=100Hz, VIN=100mVrms, bass flat
Bass cut gain, Lch	VBMINL	-18	-15.5	-13	dB	Compartion with f=100Hz, VIN=100mVrms, bass flat
Treble boost gain, Rch	VT _{MAXR}	9	12	15	dB	Compartion with f=10kHz, V _{IN} =100mVrms, bass flat
Treble boost gain, Lch	VTMAXL	9	12	15	dB	Compartion with f=10kHz, V _{IN} =100mVrms, bass flat

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Treble cut gain, Rch	VT _{MINR}	-15	-12	-9	dB	Comparison with f=10kHz, V _{IN} =100mVrms, bass flat
Treble cut gain, Lch	VTMINL	-15	-12	-9	dB	Comparison with f=10kHz, V _{IN} =100mV _{rms} , bass flat
AGC input / output level 1, Rch	V _{AGC1R}	0.7	1	1.4	mVrms	V _{IN} =1mV _{rms}
AGC input / output level 1, Lch	V _{AGC1L}	0.7	1	1.4	mVrms	V _{IN} =1mV _{rms}
AGC input / output level 2, Rch	Vagc2R	50	80	110	mVrms	V _{IN} =50mV _{rms}
AGC input / output level 2, Lch	Vagc2L	50	80	110	mVrms	V _{IN} =50mV _{rms}
AGC input / output level 3, Rch	V _{AGC3R}	90	130	170	mVrms	V _{IN} =110mV _{rms}
AGC input / output level 3, Lch	Vagc3L	90	130	170	mVrms	V _{IN} =110mV _{rms}
AGC input / output level 4, Rch	VAGC4R	160	210	260	mVrms	V _{IN} =1Vrms
AGC input / output level 4, Lch	VAGC4L	160	210	260	mVrms	V _{IN} =1Vrms
Total harmonic distortion at AGC ON, Rch	THDAGCR	-	0.4	1	%	V _{IN} =200mV _{rms}
Total harmonic distortion at AGC ON, Lch	THDAGCL	-	0.4	1	%	V _{IN} =200mV _{rms}
Max. surround gain, Rch	Vsumaxr	4	6	8	dB	Vin=100mVrms, Vsumaxr=20log
Max. surround gain, Lch	VSUMAXL	4	6	8	dB	VIN=100mVrms, VSUMAXL=20log
Min. surround gain, Rch	Vsuminr	0	1	3.5	dB	Vin=100mVrms, Vsuminr=20log ® / Vin
Min. surround gain, Lch	Vsuminl	0	1	3.5	dB	Vin=100mVrms, VsuminL=20log ® / Vin
Surround gain at Loop ON, Rch	VLPSUR	1.5	4	6.5	dB	VIN=100mVrms, VLPSUR=20log B / VIN
Surround gain at Loop ON, Lch	VLPSUL	1.5	4	6.5	dB	VIN=100mVrms, VLPSUL=20log B / VIN
Bass Add ON gain, Rch	VBAONR	7.5	10	12.5	dB	f=100Hz, Vin=100mVrms, VBAONR=20log
Bass Add ON gain, Lch	VBAONL	7.5	10	12.5	dB	f=100Hz, VIN=100mVrms, VBAONL=20log
Pseudo-stereo gain, Rch	VMONR	-6.5	-4	-1.5	dB	Vin=100mVrms, Vmonr=20log ® / Vin
Pseudo-stereo gain, Lch	Vmonl	1.5	4	6.5	dB	Vin=100mVrms, VmonL=20log ® / Vin
DAC pin operating voltage 1	VDAC1	4.7	5	5.3	V	
DAC pin operating voltage 2	V _{DAC2}	-	0	0.3	V	
SCL and SDA pin input high level	Vihi	3.5	-	5	V	
SCL and SDA pin input low level	VILO	-	-	0.9	V	

 $[\]ast \mbox{The phase}$ are the same between the input and output signal pins.

Measurement circuit



Recommended attachments

- 1) Elements marked with an asterisk
 - ·Carbon-sheathed resistors: ±1%
 - ·Film capacitors : ±1%
 - ·Ceramic capacitors: ±1%
- 2) Unless otherwise noted, the following attachments should be used.
 - ·Carbon-sheathed resistors: ±5%
 - ·Film capacitors: ±20%

Precautions concerning wiring

- 1) A bare ground should be used for GND.
- The wiring pattern of the I²C BUS should be separate from that of the analog unit, to avoid crosstalk.
- 3) Parallel positioning of the SCL and SDA lines of the I²C BUS should be avoided wherever possible. If they are adjacent, they should be shielded.

Measurement circuit switch operation

		Slav	ve ad						
MS	SB ⁻							LS	SB
	1	0	0	0	0	0	1	0	

						C)	۸, ۱	ما د										l ²	ĽΩ	3US	S						
Parameter	Symbol					51	1 \	NO.								Se	lec	ted	ad	dre	SS	/ da	ata				Measurement
		1	2	3	4	5	6	7	8	9	10	11	0	0	0	1	0	2	0	3	0	4	0	5	0	6	point
Quiescent circuti current	Ιq	1	_	1	1	-	1	1	_	_	1	_	F	F	F	F	_		2	0	2	0	0	0	0	С	①
Max. output voltage, Rch	Vomr	1	1	2	1	-	2	1	_	1	1	_	0	0	F	F	_		2	0	2	0	0	0	0	С	B
Max. output voltage, Lch	Voml	1	1	1	2	-	1	2	_	1	1	_	F	F	0	0	_	_	2	0	2	0	0	0	0	С	B
Voltage gain, Rch	Gvr	1	1	2	1	-	2	1	_	1	1	_	0	0	F	F	_		2	0	2	0	0	0	0	С	B
voltage gain, Lch	Gvl	1	1	1	2	-	1	2	_	1	1	_	F	F	0	0	_		2	0	2	0	0	0	0	С	B



	_	Sla	ve ad	dress	<u> </u>				
MS	SB							LS	SB
	1	0	0	0	0	0	1	0	

Parameter																_			12	<u>^ 1</u>	BU:	_	_					
Total harmonic distortion, Rch	Parameter	Symbol					S۷	۷N	10.								Se	lec					/ da	ata				
Total harmonic distortion, Leh THDL 1 1 1 1 2 - 1 1 2 - 1 1 1 - F F 0 0 0 - 2 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0		-	1	2	3	4	5	6	7	8	9	10	11	0	0	0		0	2	0	3	-	4	-	5	0	_	point
Output noise voltage, Rch Viork 1 1 1 1 1 2 1 1 1 0 0 0 F F - 2 0 2 0 0 0 0 0 0 C \$\frac{1}{8}\$ Residual noise voltage, Lch Vincore Vincore 1 1 1 1 1 1 0 1 2 0 1 1 1 0 0 0 0 0 0 0	Total harmonic distortion, Rch	THDR	1	1	2	1		2	1	_	1	1		0	0	F	F	_	=	2	0	2	0	0	0	0		©
Output noise voltage, Lch	Total harmonic distortion, Lch	THD∟	1	1	1	2	_	1	2	_	1	1	_	F	F	0	0	_	_	2	0	2	0	0	0	0	С	©
Residual noise voltage, Rch	Output noise voltage, Rch	Vnor	1	1	1	1		2	1	_	1	1		0	0	F	F	_	_	2	0	2	0	0	0	0	С	<u>B</u>
Residual noise voltage, Lch	Output noise voltage, Lch	Vnol	1	1	1	1		1	2	_	1	1		F	F	0	0	_	-	2	0	2	0	0	0	0	С	B
Crosstalk, Rch→Lch CTR-L 1 1 2 1 - 1 2 - 1 1 - F F F F F 2 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Residual noise voltage, Rch	VMNOR	1	1	1	1	_	2	1	_	1	1		0	0	0	0	_	-	2	0	2	0	0	0	0	С	<u>B</u>
Crosstalk, Lch→Rch	Residual noise voltage, Lch	VMNOL	1	1	1	1	_	1	2	_	1	1	_	0	0	0	0	_	-	2	0	2	0	0	0	0	С	©
Input impedance, Rch Rewrite 1 2 2 1 1 1 1 1 1 0 0 0 0	Crosstalk, Rch→Lch	CT _{R-L}	1	1	2	1	_	1	2	—	1	1	_	F	F	F	F	_	-	2	0	2	0	0	0	0	С	B
Input impedance, Lch RINL 1 2 1 2 - 1 1 - 1 1 - 0 0 0 0 0 - 2 0 2 0 2 0 0 0 0 0 C Qutput impedance, Rch ROUTR 1 1 1 1 1 0 - 2 1 - 2 1 - 0 0 0 0 0 0 - 2 0 2 0 2 0 0 0 0 0 C Dutput impedance, Lch ROUTR RRR ROUTR ROUTR RRR ROUTR ROUTR	Crosstalk, Lch→Rch	CT _{L-R}	1	1	1	2	_	2	1	—	1	1	_	F	F	F	F	_	-	2	0	2	0	0	0	0	С	B
Output impedance, Rch Routh R	Input impedance, Rch	RINR	1	2	2	1	_	1	1	_	1	1	_	0	0	0	0	_	-	2	0	2	0	0	0	0	С	(A)
Output impedance, Lch ROUTL Ripple rejection, Rch RRR 2	Input impedance, Lch	RINL	1	2	1	2		1	1	_	1	1	_	0	0	0	0	_	-	2	0	2	0	0	0	0	С	(A)
Ripple rejection, Rch RRR 2 1 1 1 1 - 2 1 - 1 1 - 0 0 F F - 2 0 2 0 0 0 0 0 C B Ripple rejection, Lch RRL 2 1 1 1 1 - 2 1 1 - 1 2 - 1 1 - F F 0 0 - 2 0 2 0 0 0 0 0 C B Muting level, Rch VMUTER 1 1 2 1 - 2 1 - 1 1 - F F F F F - 2 0 2 0 0 0 0 0 0 E B Muting level, Rch VMUTER 1 1 2 1 - 2 1 - 1 1 - F F F F F F - 2 0 2 0 0 0 0 0 E B Muting level, Lch VMUTEL 1 1 1 2 - 1 2 - 1 1 1 - F F F F F F - 2 0 0 2 0 0 0 0 0 E B Volume attenuation, Rch ATTMAXI 1 1 2 1 - 2 1 - 1 1 - F F F F F F - 2 0 0 2 0 0 0 0 0 E B Volume attenuation, Lch ATTMAXI 1 1 1 2 - 1 2 - 1 1 1 - F F F F F F - 2 0 0 2 0 0 0 0 0 C B Channel balance 1, Rch - 1 - Ch CBrRL 1 1 2 2 - 2 1 1 1 1 - F F F F F F - 2 0 0 2 0 0 0 0 0 C B Channel balance 2, Rch - 1 - Ch CBrRL 1 1 2 2 - 2 1 1 1 1 - 0 0 0 F F - 2 0 0 2 0 0 0 0 0 C B Bass boost gain, Rch VBMAXI 1 1 2 1 - 2 1 1 1 1 - 0 0 F F - 7 F F D 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Output impedance, Rch	Routr	1	1	1	1	_	2	1	_	2	1	_	0	0	0	0	_	-	2	0	2	0	0	0	0	С	D
Ripple rejection, Lch RRL 2 1 1 1 1 - 1 2 - 1 1 - F F 0 0 2 0 2 0 0 0 0 0 C Muting level, Rch VMutrex 1 1 2 1 - 2 1 - 1 1 - F F F F F F - 2 0 2 0 2 0 0 0 0 0 E Muting level, Lch VMutrex 1 1 1 2 1 - 2 1 - 1 1 - F F F F F F - 2 0 2 0 2 0 0 0 0 0 E Muting level, Lch VMutrex 1 1 1 2 1 - 2 1 - 1 1 - F F F F F F - 2 0 2 0 2 0 0 0 0 0 E Wolume attenuation, Rch ATTMAXX 1 1 1 2 1 - 2 1 - 1 1 - F F F F F F - 2 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Output impedance, Lch	Routl	1	1	1	1	_	1	2	_	2	1	_	0	0	0	0	_	-	2	0	2	0	0	0	0	С	D
Muting level, Rch Muting level, Lch Mutin	Ripple rejection, Rch	RRR	2	1	1	1	_	2	1	_	1	1	_	0	0	F	F	_	_	2	0	2	0	0	0	0	С	B
Muting level, Lch VMITEL 1 1 1 1 2 - 1 2 - 1 1 - F F F F F 2 0 2 0 0 0 0 0 E B Volume attenuation, Rch ATTMAXR 1 1 2 1 - 2 1 - 1 1 - 0 0 0 0 0 0 - 2 0 2 0 0 0 0 0 C B Volume attenuation, Lch ATTMAXR 1 1 1 2 1 - 2 1 - 1 1 - 0 0 0 0 0 0 - 2 0 2 0 0 0 0 0 0 C B Channel balance 1, Rch—JLch CB1R-L 1 1 1 2 2 - 1 2 - 1 1 - F F F F F 2 0 2 0 0 0 0 0 0 0 C B Channel balance 2, Rch—JLch CB2R-L 1 1 1 2 2 - 1 1 1 - 0 0 0 0 F F - 2 0 2 0 0 0 0 0 0 0 C B Bass boost gain, Rch VBMAXR 1 1 1 2 1 - 2 1 - 1 1 - 0 0 0 F F - 7 F 2 0 0 0 0 0 0 C B Bass boost gain, Rch VBMAXR 1 1 1 2 1 - 2 1 - 1 1 - F F F D 0 0 - 7 F 2 0 0 0 0 0 C B Bass cut gain, Rch VBMINR 1 1 2 1 - 2 1 - 1 1 - F F D 0 0 - 7 F 2 0 0 0 0 0 C B Bass cut gain, Lch VBMINR 1 1 2 1 - 2 1 - 1 1 - F F D 0 0 - 7 F 2 0 0 0 0 0 C B Treble boost gain, Rch VTMAXR 1 1 1 2 1 - 2 1 - 1 1 - F F D 0 0 - 0 0 0 0 0 0 0 0 C B Treble boost gain, Rch VTMAXR 1 1 1 2 1 - 2 1 - 1 1 - F F D 0 0 - 0 0 0 0 0 0 0 0 0 0 C B Treble cut gain, Rch VTMAXR 1 1 1 2 1 - 2 1 - 1 1 - F F D 0 0 - 0 0 0 0 0 0 0 0 0 0 C B AGC input / output level 1, Rch VAGCIR 1 1 2 2 - 1 2 - 1 1 1 - F F F F F F - 2 0 0 0 0 0 0 0 0 0 0 0 C B AGC input / output level 2, Rch VAGCSR 1 1 2 2 - 2 1 - 1 1 - F F F F F F F - 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Ripple rejection, Lch	RR∟	2	1	1	1	_	1	2	_	1	1	_	F	F	0	0	_	_	2	0	2	0	0	0	0	С	B
Volume attenuation, Rch ATTMAXR 1 1 2 1 - 2 1 - 1 1 - 0 0 0 0 0 - 2 0 2 0 0 0 0 0 0 C B Volume attenuation, Lch ATTMAXL 1 1 1 2 - 1 2 - 1 1 - 0 0 0 0 0 0 - 2 0 2 0 0 0 0 0 0 C B Channel balance 1, Rch -> Lch CB1R-L CB2R-L 1 1 2 2 - 2/11/2 - 1 1 - F F F F F - 2 0 2 0 2 0 0 0 0 0 C B Bass boost gain, Rch VBMAXL 1 1 1 2 1 - 2 1 - 1 1 - 0 0 0 F F - 2 0 2 0 2 0 0 0 0 0 C B Bass boost gain, Rch VBMAXL VBMAXL 1 1 1 2 1 - 2 1 - 1 1 - F F F F F - 2 0 0 0 0 0 0 0 C B Bass boost gain, Rch VBMAXL VBMAXL 1 1 1 2 1 - 2 1 - 1 1 - F F 0 0 0 - 7 F 2 0 0 0 0 0 C B Bass cut gain, Rch VBMAXL VBMAXL 1 1 1 2 1 - 2 1 - 1 1 - F F 0 0 0 - 7 F 2 0 0 0 0 0 C B Bass cut gain, Rch VBMAXL VBMAXL 1 1 1 2 1 - 2 1 - 1 1 - F F 0 0 0 - 7 F 2 0 0 0 0 0 C B Bass cut gain, Rch VBMAXL VBMAXL 1 1 1 2 1 - 2 1 - 1 1 - F F 0 0 0 - 7 F 2 0 0 0 0 0 C B Treble boost gain, Rch VTMAXL 1 1 1 2 1 - 2 1 - 1 1 - F F 0 0 0 - 2 0 0 0 0 0 C B Treble cut gain, Rch VTMAXL VTMAXL 1 1 1 2 - 1 2 - 1 1 - F F 0 0 0 - 2 0 0 0 0 0 C B AGC input / output level 1, Rch VAGCIR 1 1 2 2 - 2 1 - 1 1 - F F F F F - 2 0 0 0 0 0 0 0 0 0 AGC input / output level 3, Rch VAGCIR 1 1 2 2 - 1 2 - 1 1 - F F F F F - 2 0 0 0 0 0 0 0 AGC input / output level 3, Rch VAGCIR 1 1 2 2 - 1 2 - 1 1 - F F F F F F - 2 0 0 0 0 0 0 0 B AGC input / output level 4, Rch VAGCIR 1 1 2 2 - 2 1 - 1 1 - F F F F F F - 2 0 0 0 0 0 0 B AGC input / output level 4, Rch VAGCIR 1 1 2 2 - 2 1 1 1 - F F F F F F - 2 0 0 0 0 0 0 B AGC input / output level 4, Rch VAGCIR 1 1 2 2 - 1 2 - 1 1 - F F F F F F - 2 0 0 0 0 0 0 CB CB CB CB CB CB CB CB CB C	Muting level, Rch	VMUTER	1	1	2	1	_	2	1	_	1	1	_	F	F	F	F	_	-	2	0	2	0	0	0	0	Е	
Volume attenuation, Lch ATTMAXL 1 1 1 2 - 1 2 - 1 1 - 0 0 0 0 0 - 2 0 2 0 0 0 0 0 0 0 0 C Channel balance 1, Rch → Lch CB1R-L 1 1 2 2 - 2/1 1/2 - 1 1 - F F F F F - 2 0 2 0 0 0 0 0 0 C B Channel balance 2, Rch → Lch CB2R-L 1 1 2 2 - 2/1 1/2 - 1 1 - F F F F F - 2 0 2 0 0 0 0 0 0 C B Bass boost gain, Rch VBMAXR 1 1 2 1 - 2 1 - 1 1 - 0 0 0 F F - 7 F 2 0 0 0 0 0 0 C B Bass boost gain, Lch VBMAXL 1 1 1 2 2 - 2 1 - 1 1 - F F 0 0 0 - 7 F 2 0 0 0 0 0 0 C B Bass cut gain, Rch VBMINL 1 1 1 2 1 - 2 1 - 1 1 - F F 0 0 0 - 7 F 2 0 0 0 0 0 0 C B Bass cut gain, Rch VBMINL 1 1 1 2 1 - 2 1 - 1 1 - F F 0 0 0 - 7 F 2 0 0 0 0 0 0 C B Treble boost gain, Lch VTMAXR 1 1 2 1 - 2 1 - 1 1 - F F 0 0 0 - 0 0 2 0 0 0 0 0 C B Treble cut gain, Rch VTMAXL 1 1 1 2 1 - 2 1 - 1 1 - F F 0 0 0 - 2 0 0 0 0 0 0 C B Treble cut gain, Lch VTMAXL 1 1 1 2 1 - 2 1 - 1 1 - F F 0 0 0 - 2 0 0 0 0 0 0 C B Treble cut gain, Lch VTMAXL 1 1 1 2 1 - 2 1 - 1 1 - F F 0 0 0 - 2 0 0 0 0 0 0 C B AGC input / output level 1, Rch VAGCIR 1 1 2 2 - 2 1 - 1 1 - F F F F F - 2 0 0 0 0 0 0 0 0 0 0 AGC input / output level 2, Rch VAGCIR 1 1 2 2 - 1 2 - 1 1 - F F F F F - 2 0 0 0 0 0 0 0 0 0 AGC input / output level 3, Rch VAGCIR 1 1 2 2 - 2 1 - 1 1 - F F F F F - 2 0 0 0 0 0 0 0 0 0 0 AGC input / output level 3, Rch VAGCIR 1 1 2 2 - 2 1 - 1 1 - F F F F F F - 2 0 0 0 0 0 0 0 0 0 0 AGC input / output level 3, Rch VAGCIR 1 1 2 2 - 2 1 - 1 1 - F F F F F F - 2 0 0 0 0 0 0 0 0 0 0 AGC input / output level 3, Rch VAGCIR 1 1 2 2 - 2 1 - 1 1 - F F F F F F - 2 0 0 0 0 0 0 0 1 B AGC input / output level 4, Rch VAGCIR 1 1 2 2 - 2 1 - 1 1 - F F F F F F - 2 0 0 0 0 0 0 1 B AGC input / output level 4, Rch VAGCIR 1 1 2 2 - 2 1 - 1 1 - F F F F F F - 2 0 0 0 0 0 0 1 B AGC input / output level 4, Rch VAGCIR 1 1 2 2 - 2 1 - 1 1 - F F F F F F - 2 0 0 0 0 0 0 1 B AGC input / output level 4, Rch VAGCIR 1 1 2 2 - 2 1 2 1 1 1 1 - F F F F F F - 2 0 0 0 0 0 0 1 B AGC input / output level 4, Rch VAGCIR 1 1 1 2 2 - 1 2 - 1 1 1 - F F F F F F - 2 0 0 0 0 0	Muting level, Lch	VMUTEL	1	1	1	2	_	1	2	_	1	1	_	F	F	F	F	_	=	2	0	2	0	0	0	0	Е	
Channel balance 1, Rch—Lch CB1R-L 1 1 2 2 — 2/12/— 1 1 — F F F F F F — 2 0 2 0 0 0 0 0 C B Channel balance 2, Rch—Lch CB2R-L 1 1 2 2 — 2/12/— 1 1 — 3 3 3 3 3 — 2 0 2 0 0 0 0 0 C B Bass boost gain, Rch VBMAXR 1 1 2 1 — 2 1 — 1 1 — 0 0 F F — 7 F 2 0 0 0 0 0 C B Bass boost gain, Lch VBMAXR 1 1 2 1 — 2 1 — 1 1 — F F F 0 0 — 7 F 2 0 0 0 0 0 C B Bass cut gain, Lch VBMINR 1 1 2 1 — 2 1 — 1 1 — F F 0 0 — 7 F 2 0 0 0 0 0 C B Bass cut gain, Lch VBMINR 1 1 2 1 — 2 1 — 1 1 — F F 0 0 — 7 F 2 0 0 0 0 0 C B Treble boost gain, Rch VTMAXR 1 1 2 1 — 2 1 — 1 1 — F F 0 0 — 0 0 2 0 0 0 0 C B Treble boost gain, Lch VTMAXR 1 1 2 1 — 2 1 — 1 1 — F F 0 0 — 0 0 2 0 0 0 0 C B Treble cut gain, Rch VTMINR 1 1 2 1 — 2 1 — 1 1 — F F 0 0 — 2 0 7 F 0 0 0 0 C B Treble cut gain, Lch VTMINR 1 1 2 1 — 2 1 — 1 1 — F F 0 0 — 2 0 7 F 0 0 0 0 C B Treble cut gain, Lch VTMINR 1 1 2 1 — 2 1 — 1 1 — F F 0 0 — 2 0 7 F 0 0 0 0 C B AGC input / output level 1, Rch VAGCIR 1 1 2 2 — 2 1 — 1 1 — F F F 0 0 — 2 0 0 0 0 0 0 0 0 C B AGC input / output level 2, Rch VAGCIR 1 1 2 2 — 2 1 — 1 1 — F F F F F F — 2 0 0 0 0 0 0 1 B AGC input / output level 3, Rch VAGCIR 1 1 2 2 — 2 1 — 1 1 — F F F F F F — 2 0 0 0 0 0 0 1 B AGC input / output level 3, Rch VAGCIR 1 1 2 2 — 2 1 — 1 1 — F F F F F F — 2 0 0 0 0 0 0 0 1 B AGC input / output level 4, Rch VAGCIR 1 1 2 2 — 2 1 — 1 1 — F F F F F F — 2 0 0 0 0 0 0 1 B AGC input / output level 3, Rch VAGCIR 1 1 2 2 — 2 1 — 1 1 — F F F F F F — 2 0 0 0 0 0 0 1 B AGC input / output level 3, Rch VAGCIR 1 1 2 2 — 2 1 — 1 1 — F F F F F F — 2 0 0 0 0 0 0 0 1 B AGC input / output level 4, Rch VAGCIR 1 1 2 2 — 2 1 — 1 1 — F F F F F F — 2 0 0 0 0 0 0 1 B AGC input / output level 4, Rch VAGCIR 1 1 2 2 — 2 1 — 1 1 — F F F F F F — 2 0 0 0 0 0 0 1 B AGC input / output level 4, Rch VAGCIR 1 1 2 2 — 2 1 — 1 1 — F F F F F F — 2 0 0 0 0 0 0 1 B AGC input / output level 4, Rch VAGCIR 1 1 1 2 2 — 1 2 — 1 1 1 — F F F F F F — 2 0 0 0 0 0 0 1 B	Volume attenuation, Rch	ATTMAXR	1	1	2	1	_	2	1	_	1	1	_	0	0	0	0	_	-	2	0	2	0	0	0	0	С	B
Channel balance 2, Rch—ALCh CB2R-L 1 1 2 2 — 1 2 — 1 1 — 7 F F F F — 2 0 2 0 0 0 0 0 C Bass boost gain, Rch VBMAXR 1 1 2 1 — 2 1 — 1 1 — 0 0 F F — 7 F 2 0 0 0 0 0 C Bass boost gain, Lch VBMAXR 1 1 2 1 — 2 1 — 1 1 — 7 F F 0 0 — 7 F 2 0 0 0 0 0 C Bass cut gain, Rch VBMINR 1 1 2 1 — 2 1 — 1 1 — 7 F F 0 0 — 7 F 2 0 0 0 0 0 C Bass cut gain, Rch VBMINR 1 1 2 1 — 2 1 — 1 1 — 7 F F 0 0 — 7 F 2 0 0 0 0 0 C Bass cut gain, Rch VBMINR 1 1 2 1 — 2 1 — 1 1 — 7 F F 0 0 — 7 F 2 0 0 0 0 0 C Bass cut gain, Rch VTMAXR 1 1 2 1 — 2 1 — 1 1 — 7 F F 0 0 — 0 0 2 0 0 0 0 0 C Bass cut gain, Rch VTMAXR 1 1 2 1 — 2 1 — 1 1 — 7 F F 0 0 — 0 0 2 0 0 0 0 0 C Bass cut gain, Rch VTMAXR 1 1 2 1 — 2 1 — 1 1 — 7 F F 0 0 — 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Volume attenuation, Lch	ATTMAXL	1	1	1	2	_	1	2	_	1	1	_	0	0	0	0	_	-	2	0	2	0	0	0	0	С	B
Channel balance 2, Rch—bLch CB2R-L 1 1 2 2 — 2/1/2/— 1 1 — 3 3 3 3 3 — 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Channel balance 1, Rch→Lch	CB _{1R-L}	1	1	2	2	_			_	1	1	_	F	F	F	F	_	_	2	0	2	0	0	0	0	С	
Bass boost gain, Rch	Channel balance 2, Rch→Lch	CB _{2R-L}	1	1	2	2	_	2/	1/	_	1	1	_	3	3	3	3	_	_	2	0	2	0	0	0	0	С	
Bass cut gain, Rch	Bass boost gain, Rch	VBMAXR	1	1	2	1	_			_	1	1	_	0	0	F	F	_	_	7	F	2	0	0	0	0	С	
Bass cut gain, Lch	Bass boost gain, Lch	VBMAXL	1	1	1	2	_	1	2	_	1	1	_	F	F	0	0	_	_	7	F	2	0	0	0	0	С	
Treble boost gain, Rch	Bass cut gain, Rch	VB _{MINR}	1	1	2	1	_	2	1	_	1	1	_	0	0	F	F	_	_	0	0	2	0	0	0	0	С	
Treble boost gain, Lch	Bass cut gain, Lch	VBMINL	1	1	1	2	_	1	2	_	1	1	_	F	F	0	0	_	_	0	0	2	0	0	0	0	С	
Treble cut gain, Rch	Treble boost gain, Rch	VTMAXR	1	1	2	1	_	2	1		1	1	_	0	0	F	F	_	_	2	0	7	F	0	0	0	С	B
Treble cut gain, Lch	Treble boost gain, Lch	VTMAXL	1	1	1	2	_	1	2	_	1	1	_	F	F	0	0	_	_	2	0	7	F	0	0	0	С	
AGC input / output level 1, Rch	Treble cut gain, Rch	VTMINR	1	1	2	1	_	2	1	_	1	1	_	0	0	F	F	_	_	2	0	0	0	0	0	0	С	
AGC input / output level 1, Rch	Treble cut gain, Lch	VTMINL	1	1	1	2	_	1	2	_	1	1	_	F	F	0	0	_	_	2	0	0	0	0	0	0	С	B
AGC input / output level 1, Lch	AGC input / output level 1, Rch	V _{AGC1R}	1	1	2	2	_	2	1	_	1	1	_	F	F	F	F	_		2	0	2	0	0	0	0	1	
AGC input / output level 2, Rch	AGC input / output level 1, Lch	V _{AGC1L}	1	1	2	2		1	2	_	1	1	_	F	F	F	F	_		2	0	2	0	0	0	0	1	
AGC input / output level 2, Lch	AGC input / output level 2, Rch	V _{AGC2R}	1	1	2	2	_	2	1	_	1	1	_	F	F	F	F	_		2	0	2	0	0	0	0	1	
AGC input / output level 3, Rch	<u>-</u>						_		-	_	1	1	<u> </u>				F	_						0				
AGC input / output level 3, Lch							_			_			<u> </u>					_										
AGC input / output level 4, Rch					_	_			-	_		_	_				_					-		-	_			
AGC input / output level 4, Lch	· · · · · · · · · · · · · · · · · · ·						_			_														-	-		Н	
Total harmonic distortion at AGC on, Rch THDAGCR 1 1 2 2 — 2 1 — 1 1 — F F F F — 2 0 2 0 0 0 1 ©							_			_			_					_										
							_			_	\vdash		<u> </u>		\vdash			_				-		-	_	\vdash		
- TOTAL HARMING HIGH HIGH HIGH AND COLL FOR THE AND COLL FOR THE COLL	Total harmonic distortion at AGC on, Lch	THDAGCL	1	1	2	2		1	2	_	1	1		F	F	F	F			2	0	2	0	0	0	0	1	


	_	Sla	ve ac	dress	3				
MS	SB -							LS	B
	1	0	0	0	0	0	1	0	

Parameter	Symbol					SV	۷ N	10.								Se	lec		C E	_	_	/ d:	ata				Measurement
		1	2	3	4	5	6	7	8	9	10	11	0	0	0	1	0	2	0	3	0	4	0	5	0	6	point
Max. surround gain, Rch	VSUMAXR	1	1	2	1	_	2	1	_	1	1	_	0	0	F	F	_	_	2	0	2	0	С	F	0	0	B
Max. surround gain, Lch	VSUMAXL	1	1	1	2	_	1	2	_	1	1	_	F	F	0	0	_	_	2	0	2	0	С	F	0	0	B
Min. surround gain, Rch	VSUMINR	1	1	2	1	_	2	1	_	1	1	_	0	0	F	F	_	_	2	0	2	0	С	0	0	0	B
Min. surround gain, Lch	Vsuminl	1	1	1	2	_	1	2	_	1	1	_	F	F	0	0	_	_	2	0	2	0	С	0	0	0	B
Surround gain at Loop ON, Rch	VLPSUR	1	1	2	1	_	2	1	_	1	1	_	0	0	F	F	_	_	2	0	2	0	D	6	0	0	B
Surround gain at Loop ON, Lch	VLPSUL	1	1	1	2	_	1	2	_	1	1	_	F	F	0	0	_	_	2	0	2	0	D	6	0	0	B
Bass Add ON gain, Rch	VBAONR	1	1	2	1	_	2	1	_	1	1	_	0	0	F	F	_	_	2	0	2	0	0	0	1	0	B
Bass Add ON gain, Lch	VBAONL	1	1	1	2	_	1	2	_	1	1	_	F	F	0	0	_	_	2	0	2	0	0	0	1	0	B
Pseudo-stereo gain, Rch	VMONR	1	1	2	2	_	2	1	_	1	1	_	F	F	F	F	_	_	2	0	2	0	Α	F	0	0	B
Pseudo-stereo gain, Lch	VMONL	1	1	2	2	_	1	2	_	1	1	_	F	F	F	F	_	_	2	0	2	0	Α	F	0	0	B
DAC pin operating voltage 1	VDAC1	1	1	1	1	_	1	1	_	1	2	1	0	0	0	0	_	_	2	0	2	0	0	0	2	0	Θ
DAC pin operating voltage 2	VDAC2	1	1	1	1	_	1	1	_	1	2	2	0	0	0	0	_	_	2	0	2	0	0	0	0	0	Θ
SCL and SDA pin input high level	Vihi	1	1	1	1	_	1	1	_	1	1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	® ®
SCL and SDA pin input low level	VILO	1	1	1	1	_	1	1	_	1	1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	® ®

Data setting methods

(1) I²C BUS timing

Parameter	Symbol	Min.	Тур.	Max.	Unit
Clock frequency range	fscL	0	-	100	kHz
The HIGH period of the clock	t HIGH	4	-	-	μs
The LOW period of the clock	tLow	4.7	-	-	μs
SCL rise time	tr	-	-	1	μs
SCL fall time	tr	-	-	0.3	μs
Set-up time for start condition	tsu; sta	4.7	-	-	μs
Hold time for start condition	thd; sta	4	-	-	μs
Set-up time for stop condition	tsu; sto	4.7	-	-	μs
Time bus must be free before a new transmission can start	t BUF	4.7	-	-	μs
Set-up time data	tsu; dat	250	-	-	ns



tsu ; sta = start code set -up time. thD ; sta = start code hold time. tsu ; sto = stop code set -up time. tbuf = bus free time. tsu; pat = data a set-up time. thd; pat = data a hold time.

Fig.2 Timing requirements for I²C BUS

The above characteristics are logical values in the IC design, and are not guaranteed based on the shipping inspection. Any problems that may arise will be handled through mutual discussion in good faith.



(2) I²C BUS data format

	MSB LS	SB	MSB LSB		MSB LSB		
S	Slave Address	А	Selected Address	Α	Data	Α	Р
1-bit	8-bit	1-bit	8-bit	1-bit	8-bit	1-bit	1-bit

• S = start condition (recognition of start bit)

• Slave address = Recognition of IC. First 7 bit may consist of any data. The last bit must be LOW for writing

purposes.

• A = Acknowledge bit (recognition of recognition response)

• Selected address = Selection of volume, bass, treble, or matrix surround.

• Data = Various items of volume and sound quality data.

• P = Stop condition (recognition of stop bit)

(3) Interface protocol

1) Basic format

S	Slave Address		А	Selected Address	А	Data	Α	Р
	MSB	LSB		MSB LSB		MSB LSB		

2) Auto increment (the selected address is incremented (+1) by the number of data)

S	Slave Address		Α	Selected Add	dress	Α	Da	ata 1, Data 2,, Data N	Α	Р	
	MSB	LSB		MSB	LSB		MSB	LSB			

(Example 1) Data 1 is set as the data of the address specified by the "Selected Address" parameter.

(Example 2) Data 2 is set as the data of the address specified by the "Selected Address" parameter + 1.

 $(\text{Example N}) \quad \text{Data N is set as the data of the address specified by the "Selected Address" parameter + N - 1.$

3) Configuration which cannot be transmitted (in this case, only selected address 1 is set)

s	Slave Address	Α	Selected Address 1	А	Data	Α	Selected Address 2	А	Data	Α	Р
	MSB LSB		MSB LSB		MSB LS	В	MSB LSE	3 M	SB LS	В	

CAUTION: If Selected Address 2 was sent as data following the data parameter, the contents will be recognized as data, and not as Selected Address 2.

(4) BH3865S slave address


MSB							LSB
A6	A5	A4	А3	A2	A1	A0	R/W
1	0	0	0	0	0	1	0

The above slave address has been registered with Philips Corporation.

(5) Selected addresses

	Set address	MSB			Selected	address			LSB
	Set address	A7	A6	A5	A4	A3	A2	A1	A0
0	Lch volume	0	0	0	0	0	0	0	0
1	Rch volume	0	0	0	0	0	0	0	1
2	-	0	0	0	0	0	0	1	0
3	Tone (bass)	0	0	0	0	0	0	1	1
4	Tone (treble)	0	0	0	0	0	1	0	0
5	Surround	0	0	0	0	0	1	0	1
6	AGC	0	0	0	0	0	1	1	0

When sending continuous data, the auto increment function moves through the selected addresses in the following sequence.



(6) Data

Selected address		MSB Data					LSB		
Set item		A7	A6	A5	A4	А3	A2	A1	A0
00H	Lch volume	Lch Vol							
01H	Rch volume	Rch Vol							
02H	-	-							
03H	Tone (bass)	* L/R Bass							
04H	Tone (treble)	SON L/R Treble							
05H	Surround	*	SSTE	SMON	LOOP	Surround	d effect		
06H	AGC		*	DAC	BASS	*	*	MUTE	AGC

Selected address	Contents			
00H 01H	all L : -	ATT 0dB -∞ (95dB) step level		
03H 04H	Bass / Tre : all H : Max. (FULL BOOST) all L : Min. (FULL CUT)			
	all H :	(Broad gain adjustment) Max. (15dB) Min. (0dB) 1dB step		
05H	· LOOP	H: on / L: off	Switch that varies the stage of the phase shift	
	·SSTE	H : on / L : off	ON / OFF switch for (L – R) signal (stereo surround)	
	· SMON	H : on / L : off	ON / OFF switch for (L + R) signal (pseudo-stereo)	
	· SON	H : on / L : off	ON / OFF switch for surrond effect	
	· Mute	H : on / L : off	Muting switch	
0011	· AGC	H : on / L : off	AGC ON / OFF switch	
06H	·BASS	H: mix on / L: mix off	Low-pitch range mixing switch	
	· DAC	H:Hout/L:Lout	0V or 5V output switch	

(7) Volume and amount of attenuation (reference examples)

ATT (dB)	DATA (HEX)
0	FF
-1	C4
-2	AD
-3	9F
-4	93
-5	8A
-6	82
-7	7B
-8	75
-9	6F
-10	6A
-11	66
-12	61
-13	5D
-14	5A
-15	56
-16	53
-17	50
-18	4D

ATT (dB)	DATA (HEX)
-19	4A
-20	48
-22	43
-24	3E
-26	3A
-28	36
-30	33
-32	30
-34	2D
-36	2A
-38	27
-40	25
-42	23
-44	21
-46	1F
-48	1D
-50	1B
-52	19
-54	18

ATT (dB)	DATA (HEX)
-56	16
-58	15
-60	14
-62	13
-63	12
-67	10
-68	0F
-70	0E
-73	0D
-76	0C
-78	0B
-84	09
-∞	00

CAUTION: The settings in the above table are reference values. When using them, make sure values are confirmed carefully before being set.

(8) Bass and treble gain settings (reference examples)

Step	I ² C DATA (HEX)	Bass Gain (dB)	Treble Gain (dB)
15	7F	15.9	12.0
14	36	15.2	11.2
13	34	14.3	10.4
12	32	13.0	9.2
11	31	12.2	8.5
10	30	11.3	7.6
9	2F	10.4	6.8
8	2E	9.3	5.8
7	2D	8.0	4.8
6	2C	6.7	3.8
5	2B	5.3	2.9
4	2A	4.0	2.0
3	29	2.9	1.4
2	28	1.8	0.8
1	27	1.1	0.4
0	20	0.0	0.0

Step I ² C DATA (HEX)		Bass Gain (dB)	Treble Gain (dB)
-1	18	-1.5	-0.8
-2	17	-2.4	-1.3
-3	16	-3.4	-2.0
-4	15	-4.6	-2.8
-5	14	-5.8	-3.7
-6	13	-7.1	-4.7
-7	12	-8.3	-5.7
-8	11	-9.5	-6.6
-9	10	-10.6	-7.5
-10	0F	-11.5	-8.3
-11	0E	-12.3	-9.0
-12	0D	-13.0	-9.6
-13	0B	-14.2	-10.6
	09	-15.0	-11.3
 15	00	-15.6	-11.8

Table 5: Tone microcomputer data (the gain value is given as a guide).

CAUTION

- (1) The gain values given in the table above for treble and bass data are the data when the filter constant is specified such that the peak and bottom values on the frequency characteristic diagram will be at the maximum and minimum gain levels.
- (2) The settings in the above table are reference values. When using them, make sure values are confirmed carefully before being set.

Application example




Fig.3

Operation notes

(1) Operating power supply voltage range

Within the operating power supply voltage range, operation of the basic circuit functions is guaranteed for the ambient operating temperature, but when using the product, be sure that settings for constants and elements, voltage settings, and temperature settings are carefully confirmed.

(2) Operating temperature

Within the recommended operating voltage range, operation of the circuit functions is guaranteed for the operating temperature range. Be aware that power dissipation conditions are related to the temperature. Also, except for conditions determined by electrical characteristics within this range, the rated values for electrical characteristics cannot be guaranteed, but the essential functions are maintained.


(3) Application example

We guarantee the application circuit design, but recommend that you thoroughly check its characteristics in actual use. If you change any of the external component values, check both the static and transient characteristics of the circuit, and allow sufficient margin in your selections to take into account variations in the components and ICs.

Note that Rohm has not fully investigated patent rights regarding this product.



(4) Bass filter for tone control




•Determining cutoff frequencies

$$fc_1 = \frac{1}{2\pi C_1 R_1} = \frac{1}{2\pi C_1 \times 30k}$$

At a frequency of fc1, the LPF will be -3dB.

(5) Treble filter for tone control



(6) Setting the AGC level

The AGC level is set by the voltage divider between voltage Vcc and GND. A gain of 0dB voltage should be used in the range of 100mVrms to 400mVrms.




Fig.6 (Reference data) AGC characteristic




Fig.7 (Reference data) Relation between AGCADJ voltage and gain 0dB voltage

(7) Determining the external LS1 (pin 4) and LS2 (pin 5) for the AGC




Fig.8 Suppressing phase detecting circuit

• Attack time: $R_{01} \times C_1$ • Recovery time: $R_{L1} \times C_1$




Fig.9 Amplifying phase detection circuit

• Attack time: $R_{02} \times C_2$ • Recovery time: $R_{L2} \times C_2$

The attack and recovery times should be determined based on the internal resistors in the IC and on the external capacitor and resistor. The internal resistors are $R_{01} = 430\Omega$ and $R_{02} = 20k\Omega$ (Typ.).

Reducing the constant of the C_2 = capacitor of LS2 shifts the point where amplification begins in the direction of a lower input voltage. The distortion ratio changes as well, in the direction of worse distortion. Reducing the constant of the C_1 capacitor of LS1 causes worse distortion. Increasing the resistance value of R_{L1} causes the amount of suppression to decrease.

(8) Attachment of external SOUT (pin 6) of surround section L.P.F.




Fig.10


$$f_{1} = \frac{1}{2\pi C R_{2}}$$

$$f_{2} = \frac{1}{2\pi C (R_{1} + R_{2})}$$

$$A_{1} = \frac{R_{2}}{R_{1} + R_{2}}$$

level of surround effect

$$A_2 = 1$$



(9) External PS (pin 7) of the phase shifter




Fig.12

The resistance in the IC is $18k\Omega$ (Typ.). $\phi = -2tan^{-1}$ ($2\pi fR_1C_1$)

(10) Surround and pseudo-stereo effects

- 1) Surround
 - Δt : Time of delay caused by phase shifter
 - P: Amount attenuated at phase shifter stage
 - E: Amount of surround effect





Fig.13

2) Pseudo-stereo effect



The internal blocks in the IC for the surround and pseudo-stereo effects are configured as shown above. The feeling of the surround location and the stereo feeling of the pseudo-stereo effect can be changed by varying the amount of the effect. Also, the loop switch can be turned on to create a pseudo-increase in the number of phase shifter stages. Raising the gain of the effect level with the loop switch on causes instability, however, so the level of the effects should be kept at around 6dB or below. In order to prevent a popping sound when switching between the surround and pseudo-stereo effects, the switch on the stereo surround side of the SSTE should be left in the ON position.

(11) The level of the surround effect

The level of the surround effect can be varied between 0 and 15dB, using I^2C BUS data. Please be aware, however, that this gain is not the total gain between input and output. In precise terms, it specifies the effect level control range of the surround signal for the SOUT pin.


(With single-side input and the stereo / surround effects: V = 9V, f = 1kHz, $V_{IN} = 100mVrms$, $Ta = 25^{\circ}C$.)

(12) Pin 17 (DAC) output

Setting the DAC command for the I²C BUS to HIGH enables 5V output, and setting it to LOW enables 0V output.

(13) BASS command


Creating an external LPF with the signals (L + R) output from ADD (pin 29) and inputting those signals to BIN (pin 28) enables configuration of a low-pitch amplification circuit. This switch serves as the I^2C BUS bass command. The gain for the amplifier can be set through the external resistance, using BGAIN (pin 26).



$$GAIN = 20log \frac{10k + R_1}{R_1}$$

(14) Noise when the step is switched

In the application circuit example, using the SRV, SLV, SCV, STB, and STT pins as an example, constants are provided for each. These constants change depending on the signal level setting, the mounting wiring pattern, and other factors. Careful consideration should be given to the constants before they are determined. An internal equivalent circuit is shown below. (A primary integration circuit is set, so that changes are implemented slowly.)



Fia.16

	R value (kΩ)
SRV, SLV, STB, STT	30

(15) Level settings for volume and tone

In this databook, values are noted for the control serial data in relation to the amount of attenuation or gain, as data in relation to the amount of attenuation or gain, as reference values. Since the internal D / A converter is configured on the R–2R system, data exists in locations where there are no continuous changes between one item of data and the next. This can be used where detailed settings are required. However, the volume must be set within eight bits (256 steps), and the tone within seven bits (64 + 1 step).

(16) I2C BUS control

High-frequency digital signals are input to the SCL and SDA pins, so the wiring and wiring patterns must be arranged in such a way that they do not interfere with the analog signal system line.

(17) Power On Reset

When the power supply is turned on, an internal circuit carries out an initialization within the IC. When the power supply is turned on, the volume levels of the left, right, and center channels are set to $-\infty$, and the DAC output (pin 17) is set to 0V. Once it has been turned on, if the power supply is turned off and then immediately turned on again, if these is any residual load on the capacitor, there may be cases when the status described above does not occur. If this happens, operation should be carried out with the muting function on, until an I²C BUS command is transmitted.

(18) Vref (pin 8) capacitor

A capacitance of $100\mu F$ is recommended for the power supply filter attached to Vref. If this capacitance is set too low, the minimum attenuation level of the volume deteriorates. Crosstalk also tends to deteriorate. The IC contains internal precharge and discharge circuits for the capacitor attached to Vref.

(19) Excessive input

Step have been taken with this product to avoid a situation in which, if a signal is input which exceeds the maximum input voltage for the LIN and RIN pins, a rebound waveform is produced even if hard clipping of the output signal is implemented. Consequently, these is no need to worry that the listener will hear distorted sound because of a rebound waveform.

(20) Relation with the BH3866AS

THE BH3865S and BH3866AS are pin compatible, and share some of the same selected address and data parameters for the I²C BUS. Therefore, the same substrates and software can be shared at the product planning stage.

Electrical characteristic curves




Fig.17 Quiescent current vs. power supply voltage




Fig.18 Total harmonic distortion vs. input voltage




Fig.19 Output gain vs. frequency

●External dimensions (Units : mm)

