

# Very Low Power/Voltage CMOS SRAM 128K X 8 bit

# BS62LV1025

#### **■ FEATURES**

Vcc operation voltage: 4.5V ~ 5.5V

· Very low power consumption :

Vcc = 5.0V C-grade : 35mA (Max.) operating current I- grade : 40mA (Max.) operating current 0.4uA (Typ.) CMOS standby current

· High speed access time :

-55 55ns (Max.) at Vcc = 5.0V -70 70ns (Max.) at Vcc = 5.0V

- Automatic power down when chip is deselected
- Three state outputs and TTL compatible
- · Fully static operation
- Data retention supply voltage as low as 1.5V
- Easy expansion with CE2, CE1, and OE options

#### **■ PRODUCT FAMILY**

#### **■ DESCRIPTION**

The BS62LV1025 is a high performance, very low power CMOS Static Random Access Memory organized as 131,072 words by 8 bits and operates from a wide range of 4.5V to 5.5V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.4uA and maximum access time of 55ns in 5V operation.


Easy memory expansion is provided by an active LOW chip enable (CE1), an active HIGH chip enable (CE2), and active LOW output enable (OE) and three-state output drivers.

The BS62LV1025 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.


The BS62LV1025 is available in DICE form, JEDEC standard 32 pin 525mil Plastic SOP, 300mil Plastic SOJ, 600mil Plastic DIP, 8mmx13.4mm STSOP and 8mmx20mm TSOP.

			SPEED	POWER DI	SSIPATION	
PRODUCT FAMILY	OPERATING TEMPERATURE	Vcc RANGE	(ns)	STANDBY (ICCSB1, Max)	Operating (Icc, Max)	PKG TYPE
PAWILI	TEMPERATURE	RANGE	Vcc= 5.0V	Vcc=5.0V	Vcc=5.0V	
BS62LV1025SC						SOP-32
BS62LV1025TC						TSOP-32
BS62LV1025STC	+0 °C to +70 °C	4.5V ~ 5.5V	55 / 70	3.0uA	35mA	STSOP-32
BS62LV1025PC	1 +0 - 0 10 +70 - 0	4.50 ~ 5.50		3.0uA	SomA	PDIP
BS62LV1025JC						SOJ-32
BS62LV1025DC						DICE
BS62LV1025SI						SOP-32
BS62LV1025TI						TSOP-32
BS62LV1025STI	-40 ° C to +85 ° C	4.5V ~ 5.5V	55 / 70	F 0A	40mA	STSOP-32
BS62LV1025PI	-40 6 10 +85 6	4.5V ~ 5.5V	55 / / 0	5.0uA	40MA	PDIP
BS62LV1025JI						SOJ-32
BS62LV1025DI						DICE

## **■ PIN CONFIGURATIONS**



#### **■ BLOCK DIAGRAM**



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.



## **■ PIN DESCRIPTIONS**

Name	Function
A0-A16 Address Input	These 17 address inputs select one of the 131,072 x 8-bit words in the RAM
CE1 Chip Enable 1 Input	CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active when
CE2 Chip Enable 2 Input	data read from or write to the device. If either chip enable is not active, the device is
	deselected and is in a standby power mode. The DQ pins will be in the high
	impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the
	chip selected, when $\overline{\text{WE}}$ is HIGH and $\overline{\text{OE}}$ is LOW, output data will be present on the
	DQ pins; when WE is LOW, the data present on the DQ pins will be written into the
	selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is
	selected and the write enable is inactive, data will be present on the DQ pins and they
	will be enabled. The DQ pins will be in the high impedance state when OE is inactive.
DQ0 – DQ7 Data Input/Output	These 8 bi-directional ports are used to read data from or write data into the RAM.
Ports	
Vcc	Power Supply
	,
Gnd	Ground

#### **■ TRUTH TABLE**

MODE	WE	CE1	CE2	ŌĒ	I/O OPERATION	Vcc CURRENT
Not selected	Х	Н	Х	Х	High Z	1 1
(Power Down)	Χ	Х	L	Х	High Z	ICCSB, ICCSB1
Output Disabled	Н	L	Н	Н	High Z	I <sub>cc</sub>
Read	Н	L	Н	L	Douт	I <sub>cc</sub>
Write	L	L	Н	Х	DIN	I <sub>cc</sub>

## ■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TBIAS	Temperature Under Bias	-40 to +125	°C
Тѕтс	Storage Temperature	-60 to +150	°C
Рт	Power Dissipation	1.0	W
Іоит	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **■ OPERATING RANGE**

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0°C to +70°C	4.5V ~ 5.5V
Industrial	-40 ° C to +85 ° C	4.5V ~ 5.5V

# ■ CAPACITANCE (1) (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VI/O=0V	8	pF

<sup>1.</sup> This parameter is guaranteed and not tested.



# ■ DC ELECTRICAL CHARACTERISTICS (TA = 0°C to + 70°C)

PARAMETER NAME	PARAMETER	TEST CONDITION	s	MIN.	<b>TYP.</b> (1)	MAX.	UNITS
VIL	Guaranteed Input Low Voltage <sup>(2)</sup>		Vcc=5.0V	-0.5		0.8	V
Vih	Guaranteed Input High Voltage <sup>(2)</sup>		Vcc=5.0V	2.2		Vcc+0.2	V
lı∟	Input Leakage Current	Vcc = Max, V <sub>IN</sub> = 0V to Vcc				1	uA
loL	Output Leakage Current	$\frac{V_{CC}}{OE} = Max$ , $\overline{CE1} = V_{IH}$ , $CE2 = V_{IL}$ , or $\overline{OE} = V_{IH}$ , $V_{I/O} = 0V$ to $V_{CC}$				1	uA
Vol	Output Low Voltage	Vcc = Max, IoL = 2mA	Vcc=5.0V			0.4	V
Voн	Output High Voltage	Vcc = Min, I <sub>OH</sub> = -1mA	Vcc=5.0V	2.4			V
Icc	Operating Power Supply Current	CE1 = V <sub>IL</sub> , or CE2 = V <sub>IH</sub> , I <sub>DO</sub> = 0mA, F = Fmax <sup>(3)</sup>	Vcc=5.0V			35	mA
Іссѕв	Standby Current-TTL	$\overline{\text{CE1}} = \text{V}_{\text{IH}}$ , or CE2 = V <sub>IL</sub> , $I_{\text{DQ}} = 0\text{mA}$ , F = Fmax <sup>(3)</sup>		1		2	mA
IccsB1	Standby Current-CMOS	$\overline{\text{CE1}} \geqq \text{Vcc-0.2V}, \ \text{CE2} \leqq 0.2\text{V}, \\ \text{V}_{\text{IN}} \geqq \text{Vcc-0.2V} \ \text{or} \ \text{V}_{\text{IN}} \leqq 0.2\text{V}$	Vcc=5.0V		0.4	3	uA


<sup>1.</sup> Typical characteristics are at TA = 25°C.

# ■ DATA RETENTION CHARACTERISTICS (TA = 0°C to + 70°C)


SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	<b>TYP.</b> (1)	MAX.	UNITS
$V_{DR}$			1.5		1	>
I <sub>CCDR</sub>	Data Retention Current	$\label{eq:control_control} \begin{array}{ c c c } \hline \overline{\text{CE1}} \ \ge \ \text{Vcc} - 0.2 \text{V, CE2} \ \le \ 0.2 \text{V,} \\ \hline \text{V}_{\text{IN}} \ \ge \ \text{Vcc} - 0.2 \text{V or V}_{\text{IN}} \ \le \ 0.2 \text{V} \\ \hline \end{array}$		0.02	0.3	uA
t <sub>cDR</sub>	Chip Deselect to Data Retention Time	See Retention Waveform	0		1	ns
t <sub>R</sub>	Operation Recovery Time	Coo i comment traveloriii	T <sub>RC</sub> (2)			ns

<sup>1.</sup> Vcc = 1.5V, T<sub>A</sub> = + 25°C

# ■ LOW V<sub>CC</sub> DATA RETENTION WAVEFORM (1) ( CE1 Controlled )



# ■ LOW V<sub>CC</sub> DATA RETENTION WAVEFORM (2) ( CE2 Controlled )



<sup>2.</sup> These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.

<sup>3.</sup> Fmax =  $1/t_{RC}$ .


<sup>2.</sup>  $t_{RC}$  = Read Cycle Time




## ■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Level	0.5Vcc

#### ■ AC TEST LOADS AND WAVEFORMS



## **■ KEY TO SWITCHING WAVEFORMS**




# ■ AC ELECTRICAL CHARACTERISTICS (TA = 0°C to + 70°C, Vcc = 5.0V) READ CYCLE

JEDEC PARAMETE NAME	PARAMET NAME	DESCRIPTION	DESCRIPTION		BS62LV1025 - 55 MIN. TYP. MAX.		BS62LV1025-70 MIN. TYP. MAX.			UNIT
t <sub>AVAX</sub>	$\mathbf{t}_{ extsf{RC}}$	Read Cycle Time		55	-		70			ns
<b>t</b> <sub>AVQV</sub>	<b>t</b> <sub>AA</sub>	Address Access Time				55			70	ns
<b>t</b> <sub>E1LQV</sub>	t <sub>ACS1</sub>	Chip Select Access Time	(CE1)	1	1	55			70	ns
<b>t</b> <sub>E2HOV</sub>	t <sub>ACS2</sub>	Chip Select Access Time	(CE2)		-	55			70	ns
<b>t</b> <sub>GLQV</sub>	<b>t</b> oe	Output Enable to Output Valid				30			40	ns
<b>t</b> <sub>E1LQX</sub>	t <sub>CLZ1</sub>	Chip Select to Output Low Z	(CE1)	10			10			ns
<b>t</b> <sub>E2HOX</sub>	t <sub>CLZ2</sub>	Chip Select to Output Low Z	(CE2)	10	-		10			ns
<b>t</b> <sub>GLQX</sub>	<b>t</b> <sub>oLZ</sub>	Output Enable to Output in Low Z		10			10			ns
<b>t</b> <sub>E1HQZ</sub>	t <sub>cHZ1</sub>	Chip Deselect to Output in High Z	(CE1)	0	I	35	0		40	ns
<b>t</b> <sub>E2HQZ</sub>	t <sub>CHZ2</sub>	Chip Deselect to Output in High Z	(CE2)	0	-	35	0		40	ns
<b>t</b> <sub>GHQZ</sub>	<b>t</b> <sub>oHZ</sub>	Output Disable to Output in High Z	·	0	-	30	0		35	ns
<b>t</b> <sub>AXOX</sub>	<b>t</b> <sub>он</sub>	Output Disable to Output Address Ch	nange	10		1	10			ns



# ■ SWITCHING WAVEFORMS (READ CYCLE)



## NOTES:


- 1. WE is high in read Cycle.
- 2. Device is continuously selected when CE1 = V<sub>IL</sub> and CE2= V<sub>IH</sub>.
- 3. Address valid prior to or coincident with CE1 transition low and/or CE2 transition high.
- 4. <del>OE</del> = V<sub>IL</sub> .
- 5. Transition is measured  $\pm$ 500mV from steady state with C<sub>L</sub> = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.



# ■ AC ELECTRICAL CHARACTERISTICS (TA = 0°C to + 70°C, Vcc = 5.0V) WRITE CYCLE


JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	BS62LV1025-55 MIN. TYP. MAX.		BS62LV1025-70 MIN. TYP. MAX.			UNIT	
t <sub>AVAX</sub>	t <sub>wc</sub>	Write Cycle Time	55		-	70			ns
t <sub>E1LWH</sub>	t <sub>cw</sub>	Chip Select to End of Write	55			70			ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Set up Time	0			0			ns
t <sub>AVWH</sub>	t <sub>AW</sub>	Address Valid to End of Write	55			70			ns
t <sub>wLWH</sub>	t <sub>wP</sub>	Write Pulse Width	35			50			ns
t <sub>whax</sub>	t <sub>wR1</sub>	Write Recovery Time (CE1, WE)	0			0			ns
t <sub>E2LAX</sub>	t <sub>wR2</sub>	Write Recovery Time (CE2)	0			0			ns
t <sub>wLoz</sub>	t <sub>whz</sub>	Write to Output in High Z	0		25	0		30	ns
t <sub>DVWH</sub>	t <sub>DW</sub>	Data to Write Time Overlap	25			30			ns
t <sub>whdx</sub>	t <sub>DH</sub>	Data Hold from Write Time	0		ı	0	-	-	ns
t <sub>GHOZ</sub>	t <sub>OHZ</sub>	Output Disable to Output in High Z	0		25	0	-	30	ns
t <sub>whqx</sub>	t ow	End of Write to Output Active	5			5			ns

# ■ SWITCHING WAVEFORMS (WRITE CYCLE)





# WRITE CYCLE2 (1,6)




## NOTES:


- 1. WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE1 and CE2 active and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. TWR is measured from the earlier of CE1 or WE going high or CE2 going low at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CE1 low transition or the CE2 high transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6. OE is continuously low (OE = V<sub>IL</sub> ).
- 7.  $\mathsf{D}\mathsf{o}\mathsf{u}\mathsf{\tau}$  is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
- 9. If CE1 is low and CE2 is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured  $\pm 500$  mV from steady state with CL = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11. Towis measured from the later of CE1 going low or CE2 going high to the end of write.



## **■ ORDERING INFORMATION**



## ■ PACKAGE DIMENSIONS




SYMBOL UNIT	INCH	MM
A	0.111±0.007	2.821±0.176
A1	0.009±0.005	0.229±0.127
A2	0.1055±0.0055	2.680±0.140
b	0.014 ~ 0.020	0.35 ~ 0.50
b1	0.014 ~ 0.018	0.35 ~ 0.46
c	0.006 ~ 0.012	0.15 ~ 0.32
c1	0.006 ~ 0.011	0.15 ~ 0.28
D	0.805±0.005	20.447±0.127
E	0.445±0.005	11.303±0.127
E1	0.555±0.012	14.097±0.305
e	0.050±0.006	1.270±0.152
L	0.033±0.010	0.834±0.25
L1	0.055±0.008	1.397±0.203
У	0.004 Max.	0.1 Max.
Ф	0° ~ 10°	0° ~ 10°

SOP -32




# ■ PACKAGE DIMENSIONS (continued)



UNIT	INCH	MM		
A	0.0433± 0.004	1.10± 0.10		
A1	0.004± 0.002	0.10± 0.05		
A2	0.039± 0.002	1.00± 0.05		
b	0.009± 0.002	0.22± 0.05		
b1	0.008± 0.001	0.20± 0.03		
c	0.004 ~ 0.008	0.10 ~ 0.21		
c1	0.004 ~ 0.006	0.10 ~ 0.16		
D	0.465± 0.004	11.80± 0.10		
Е	0.315± 0.004	8.00± 0.10		
e	0.020± 0.004	0.50± 0.10		
HD	0.528± 0.008	13.40± 0.20		
L	0.0197 +0.008	0.50 +0.2		
L1	0.0315± 0.004	0.80± 0.10		
У	0.004 Max.	0.1 Max.		
θ	0° ~ 8°	0° ~ 8°		

STSOP - 32




UNIT	INCH	MM		
A	0.0433± 0.004	1.10± 0.10		
A1	0.004± 0.002	0.10± 0.05		
A2	0.039± 0.002	1.00± 0.05		
b	0.009± 0.002	0.22± 0.05		
b1	0.008± 0.001	0.20± 0.03		
С	0.004 ~ 0.008	0.10 ~ 0.21		
c1	0.004 ~ 0.006	0.10 ~ 0.16		
D	0.724± 0.004	18.40± 0.10		
Е	0.315± 0.004	8.00± 0.10		
e	0.020± 0.004	0.50± 0.10		
HD	0.787± 0.008	20.00± 0.20		
L	0.0197 +0.008	0.50 +0.2		
L1	0,0315± 0,004	0.80± 0.10		
У	0.004 Max.	0.1 Max.		
θ	0° ~ 8°	0°~8°		

TSOP - 32




# ■ PACKAGE DIMENSIONS (continued)




INCH(BASE)	MM(REF)		
0.010(MIN)	0.254(MIN)		
0.154±0.005	3.912±0.127		
0.018±0.005	0.457±0.127		
0.050±0.005	1.270±0.127		
0.010±0.004	0.254±0.102		
1.650±0.005	41.910±0.127		
0.600±0.010	15.240±0.254		
0.544±0.004	13.818±0.102		
0.100(TYP)	2.540(TYP)		
0.650±0.020	16.510±0.508		
0.130±0.010	3.302±0.254		
0.075±0.010	1.905±0.254		
0.070±0.005	1.778±0.127		
	0.010(MIN) 0.154±0.005 0.018±0.005 0.050±0.005 0.010±0.004 1.650±0.005 0.600±0.010 0.544±0.004 0.100(TYP) 0.650±0.020 0.130±0.010 0.075±0.010		

PDIP - 32



Symbol	Dimension in inch		Dimension in mm			
	Min	Nom	Max	Min	Nom	Max
Α	0.128	0.132	0.140	3.25	3.35	3.56
Αı	0.082	_	_	2.08	_	_
A <sub>2</sub>	0.095	0.100	0.105	2.41	2.54	2.67
b	0.016	0.018	0.020	0.41	0.46	0.51
b2	0.026	0.028	0.032	0.66	0.71	0.81
С	0.006	0.008	0.012	0.15	0.20	0.30
D	0.820	0.825	0.830	20.83	20.96	21.08
E	0.330	0.335	0.340	8.39	8.51	8.63
E <sub>1</sub>	0.295	0.300	0.305	7.49	7.62	7.75
E <sub>2</sub>	0.260	0.267	0.274	6.61	6.78	6.96
е	_	0.050	_	_	1.27	_
s	_	_	0.048		_	1.22
У	_	_	0.004	_	_	0.10
θ	−5*	2*	6'	-5*	2*	6*



SOJ - 32

## Note:

eВ

- INOTE:

  1. DIMENSION D DOES NOT INCLUDE MOLD FLASH, TIE BAR BURRS, AND GATE BURRS SHALL NOT EXCEED 0.00 F PER END.

  DIMENSION E DOES NOT INCLUDE INTERCED TO THE FEND.

  DIMENSION E DOES NOT INCLUDE INTERCED FLASH. INTERCED FLASH

  DIMENSION D CAND E I RECEIPERMINED AT THE OUTERSHOOT EXTREMES

  OF THE PLASTIC BODY EXCLUSING OF MOLD FLASH, TIE BAR BURRS,

  CATE BURRS AND INTERCED FLASH, BUT INCLUDEING ANY INSMATCH

  BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.

  3. DIMENSION IS INCLUDES MOLD PROTRUSION. MISMATCH AND SUPPORTING

  BAR BURRS.
- DAR DURING.

  DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION.
  THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE b2 DIMENSION TO BE
  GREATER THAN 0.37" THE DAMBAR NITURISION(S) SHALL NOT CAUSE
  THE b2 DIMENSION TO BE SMALLER THAN .025"