

# **74ACTQ563**

# **Quiet Series™ Octal Latch with 3-STATE Outputs**

### **General Description**

The ACTQ563 is a high speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (OE) inputs. The ACTQ563 is functionally identical to the ACTQ573, but with inverted outputs. The ACTQ563 utilizes Fairchild FACT Quiet Series™ technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

### **Features**

- I<sub>CC</sub> and I<sub>OZ</sub> reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance

January 1990


- Guaranteed pin-to-pin skew AC performance
- Improved latch-up immunity
- Inputs and outputs on opposite sides of package allow easy interface with microprocessors
- Outputs source/sink 24 mA
- Faster prop delays than standard ACT563
- Functionally identical to the ACTQ573 but with inverted

### **Ordering Code:**

Order Number	Package Number	Package Description
74ACTQ563PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

## **Logic Symbols**



## **Connection Diagram**



### **Pin Descriptions**

Pin Names	Description		
D <sub>0</sub> -D <sub>7</sub>	Data Inputs		
LE	Latch Enable Input		
ŌĒ	3-STATE Output Enable Input		
$\overline{O}_0 - \overline{O}_7$	3-STATE Latch Outputs		

FACT™, Quiet Series™, FACT Quiet Series™ and GTO™ are trademarks of Fairchild Semiconductor Corporation.

## **Functional Description**


The ACTQ563 contains eight D-type latches with 3-STATE complementary outputs. When the Latch Enable (LE) input is HIGH, data on the  $\mathrm{D}_{\mathrm{n}}$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable  $(\overline{OE})$  input. When  $\overline{OE}$  is LOW, the buffers are in the bi-state mode. When  $\overline{\text{OE}}$  is HIGH the buffers are in the high impedance mode but that does not interfere with entering new data into the latches.

### **Function Table**

Inputs			Internal	Outputs	Function
OE	OE LE D		Q	ō	
Н	Х	Х	Х	Z	High-Z
Н	Н	L	Н	Z	High-Z
Н	Н	Н	L	Z	High-Z
Н	L	Χ	NC	Z	Latched
L	Н	L	Н	Н	Transparent
L	Н	Н	L	L	Transparent
L	L	Χ	NC	NC	Latched

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial Z = High Impedance
- NC = No Change

## **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

### **Absolute Maximum Ratings**(Note 1)

Supply Voltage ( $V_{CC}$ ) -0.5V to +7.0V

DC Input Diode Current (I<sub>IK</sub>)

 $\begin{aligned} & V_{I} = -0.5V & -20 \text{ mA} \\ & V_{I} = V_{CC} + 0.5V & +20 \text{ mA} \end{aligned}$ 

DC Input Voltage (V<sub>I</sub>)  $-0.5V \text{ to V}_{CC} + 0.5V$ 

DC Output Diode Current (I<sub>OK</sub>)

 $\begin{aligned} & \text{V}_{\text{O}} = -0.5 \text{V} & -20 \text{ mA} \\ & \text{V}_{\text{O}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ & \text{DC Output Voltage (V}_{\text{O}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{aligned}$ 

DC Output Source

or Sink Current (I $_{
m O}$ )  $\pm$  50 mA

DC V<sub>CC</sub> or Ground Current

 $\begin{array}{ll} \mbox{per Output Pin (I_{CC} \mbox{ or } I_{GND})} & \pm 50 \mbox{ mA} \\ \mbox{Storage Temperature (T_{STG})} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \end{array}$ 

DC Latchup Source

or Sink Current  $\pm$  300 mA

Junction Temperature ( $T_J$ ) PDIP 140°C

# Recommended Operating Conditions

 $V_{\mbox{\footnotesize{IN}}}$  from 0.8V to 2.0V

V<sub>CC</sub> @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT<sup>TM</sup> circuits outside databook specifications.

### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> T <sub>A</sub> = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Symbol		(V)	Тур	Guaranteed Limits		Units	Conditions
V <sub>IH</sub>	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	1.5	2.0	2.0		or V <sub>CC</sub> – 0.1V
V <sub>IL</sub>	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	1.5	0.8	0.8		or V <sub>CC</sub> – 0.1V
V <sub>OH</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \mu A$
	Output Voltage	5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL}$ or $V_{IH}$
		4.5		3.86	3.76	V	I <sub>OH</sub> = -24 mA
		5.5		4.86	4.76		I <sub>OH</sub> = - 24 mA (Note 2)
V <sub>OL</sub>	Maximum LOW Level	4.5	0.001	0.1	0.1		I <sub>OUT</sub> = 50 μA
	Output Voltage	5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL}$ or $V_{IH}$
		4.5		0.36	0.44	V	I <sub>OL</sub> = 24 mA
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}$ , GND
l <sub>OZ</sub>	Maximum 3-STATE	5.5		± 0.25	± 2.5	μΑ	$V_I = V_{IL}, V_{IH}$
	Leakage Current						$V_O = V_{CC}$ , GND
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		4.0	40.0	μΑ	$V_{IN} = V_{CC}$ or GND
V <sub>OLP</sub>	Quiet Output	5.0	1.1	1.5		V	Figure 1, Figure 2
	Maximum Dynamic V <sub>OL</sub>						(Note 4)(Note 5)
V <sub>OLV</sub>	Quiet Output	5.0	-0.6	-1.2		V	Figure 1, Figure 2
	Minimum Dynamic V <sub>OL</sub>						(Note 4)(Note 5)
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	5.0	1.9	2.2		V	(Note 4)(Note 6)
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage	5.0	1.2	0.8		V	(Note 4)(Note 6)

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: DIP package.

Note 5: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

## **AC Electrical Characteristics**

	Parameter			T <sub>A</sub> = +25°C		$T_A = -40$ °C to $+85$ °C $C_L = 50$ pF		Units
Symbol		V <sub>CC</sub>		$C_L = 50 pF$				
		(Note 7)	Min	Тур	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	3.3	2.5	8.5	11.5	2.5	12.0	ns
t <sub>PLH</sub>	D <sub>n</sub> to O <sub>n</sub>	5.0	1.5	5.5	7.5	1.5	8.0	
t <sub>PLH</sub>	Propagation Delay	3.3	2.5	8.5	13.0	2.5	13.5	ns
t <sub>PHL</sub>	LE to O <sub>n</sub>	5.0	2.0	6.0	8.5	2.0	9.0	
t <sub>PZL</sub>	Output Enable Time	3.3	2.5	8.5	13.0	2.5	13.5	ns
$t_{PZH}$		5.0	1.5	6.0	8.5	1.5	9.0	
t <sub>PHZ</sub>	Output Disable Time	3.3	1.0	9.0	14.5	1.0	15.0	ns
$t_{PLZ}$		5.0	1.0	6.5	9.5	1.0	10.0	
toshl	Output to Output Skew (Note 8)	3.3		1.0	1.5		1.5	ns
toslh	D <sub>n</sub> to O <sub>n</sub>	5.0		0.5	1.0		1.0	

Note 7: Voltage Range 5.0 is 5.0V  $\pm 0.5$ V and 3.3 is 3.3V  $\pm$  0.3V.

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

## **AC Operating Requirements**

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C <sub>I</sub> = 50 pF		$T_A = -40$ °C to $+85$ °C $C_L = 50$ pF	Units
		(Note 9)	Тур	Guaranteed Minimum		
t <sub>S</sub>	Setup Time, HIGH or LOW	3.3	0	3.0	3.0	ns
	D <sub>n</sub> to LE	5.0	0	3.0	3.0	
t <sub>H</sub>	Hold Time, HIGH or LOW	3.3	0	1.5	1.5	ns
	D <sub>n</sub> to LE	5.0	0	1.5	1.5	
t <sub>W</sub>	LE Pulse Width, HIGH	3.3	2.0	4.0	4.0	ns
		5.0	2.0	4.0	4.0	

Note 9: Voltage Range 5.0 is  $5.0V \pm 0.5V$  and 3.3V is  $3.3 \pm 0.3V$ .

## Capacitance

Symbol	Parameter	Тур	Units	Conditions		
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN		
CPD	Power Dissipation Capacitance	42	PΓ	$V_{CC} = 5.0V$		

### **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.


### Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

#### Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF,  $500\Omega$ .
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.



 $V_{\mbox{\scriptsize OHV}}$  and  $V_{\mbox{\scriptsize OLP}}$  are measured with respect to ground reference

Input pulses have the following characteristics: f = 1 MHz,  $t_r = 3 \text{ ns}$ ,  $t_t = 3 \text{ ns}$ , skew < 150 ps.

### FIGURE 1. Quiet Output Noise Voltage Waveforms

 Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with a n oscilloscope.  $\rm V_{OLP}/\rm V_{OLV}$  and  $\rm V_{OHP}/\rm V_{OHV}$ :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the worst case transition for active and enable. Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

V<sub>ILD</sub> and V<sub>IHD</sub>:

- Monitor one of the switching outputs using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next decrease the input HIGH voltage level, V<sub>IH</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.





FIGURE 2. Simultaneous Switching Test Circuit



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com