





FEATURES:

- 1 Gigabit available DRAM (five 256 Mb DRAM stacks, four data, one checkbit)
- 32 bits wide, built in EDAC
- RAD-PAK® radiation-hardened against natural space radiation
- Total dose hardness: 100 krad (Si) typical; dependent upon orbit
- Single event effect
 - SEL_{TH}: No latchup > 117 MeV/mg/cm²
 - SEU: IE ⁻¹⁰ errors/device - day with memory scrubbing
 - Single bit error detection/correction
 - Double bit error detection
- Package:
 - 196 Pin RAD-PAK® quad flat package
- Access time: 90, 120 ns
- Common Data Inputs and Outputs
- EDO or Fast Page Mode capability
- 4096 Cycles / 64ms Refresh

DESCRIPTION:

Space Electronics' 98C100032DRP (RP for RAD-PAK®) high-performance 1 Gigabit Multi-Chip Module (MCM) Dynamic Random Access Memory features a typical 100 kilorad (Si) total dose tolerance; dependent upon orbit. The device has a no single event latchup and single event upset error rate of IE-10 errors/device - day. The 98C100032DRP combines plastic TSOP 256 Mb DRAM stacks and SEI's 48D32DRP 32-bit EDAC into a hermetically sealed package. The design is architected using a 32/7 hamming code EDAC, providing 32 data bits and 7 check bits; DRAM stacks are manufactured using 64 Mb DRAM devices, stacked four high to create each 8-bit wide 256 Mb stack. Five 256 Mb stacks are combined into the 98C100032DRP to create a 32-bit wide, 1 Gb usable memory area. The 98C100032DRP is available with packaging and screening up to Class S.




INTERNAL EDAC DESCRIPTION:

The EDAC broken down into two main blocks -- the check bit generator (CBG) and the read/correct data (CORR). The unique flow-thru architecture achieves 90 ns from data in (MD) to corrected data out (CD). Two readable error counters allow single-bit error (ERR) and double-bit error (DBERR) tracking. Error signals can be internally marked via two mask bits.

INTERNAL DRAM DESCRIPTION:

The data DRAM uses four 256 Megabit stacks. It has a 32-bit wide data bus that is byte addressable. The component is designed specifically for high-speed, low-power and high-reliability application. The device has $\overline{\text{CAS}}$ -before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities.






TABLE 1. 98C100032DRP PIN DESCRIPTION

PIN NUMBER	SIGNAL	PIN NUMBER	SIGNAL	PIN NUMBER	SIGNAL	PIN NUMBER	SIGNAL
1	GND	50	GND	99	GND	148	GND
2	NC	51	$\overline{RD}$	100	IO_D5	149	RAS3
3	CD0	52	CD24	101	IO_D6	150	A25
4	NC	53	NC	102	NC	151	NC
5	V _{CC}	54	V _{CC}	103	V _{CC}	152	V _{CC}
6	NC	55	NC	104	NC	153	NC
7	CD1	56	CD25	105	IO_D7	154	A24
8	CD2	57	CD26	106	CLKIN	155	A23
9	CD3	58	CD27	107	IO_WR	156	A22
10	GND	59	GND	108	GND	157	GND
11	NC	60	NC	109	NC	158	NC
12	CD4	61	CD28	110	IO_A0	159	A21
13	CD5	62	CD29	111	IO_RD	160	A20
14	CD6	63	CD30	112	IO_CS	161	A19
15	NC	64	NC	113	NC	162	NC
16	V _{CC}	65	V _{CC}	114	V _{CC}	163	V _{CC}
17	NC	66	NC	115	NC	164	NC
18	CD7	67	CD31	116	IO_A2	165	A18
19	CD8	68	$\overline{WR0}$	117	IO_A1	166	A17
20	GND	69	GND	118	GND	167	GND
21	CD9	70	$\overline{WR1}$	119	NC	168	A16
22	CD10	71	$\overline{WR2}$	120	CB_CAS0	169	A15
23	CD11	72	$\overline{WR3}$	121	CB_CAS1	170	A14
24	NC	73	NC	122	NC	171	NC
25	V _{CC}	74	V _{CC}	123	V _{CC}	172	V _{CC}
26	NC	75	NC	125	NC	173	NC
27	CD12	76	$\overline{CS0}$	125	CB_CAS2	174	A13
28	CD13	77	GND	126	CB_CAS3	175	A12
29	CD14	78	V _{CC}	127	CB_RAS0	176	A11
30	GND	79	GND	128	GND	177	GND
31	CD15	80	V _{CC}	129	CB_RAS1	178	A10
32	CD16	81	$\overline{CBOE}$	130	CB_RAS2	179	A9
33	NC	82	NC	131	NC	180	NC
34	V _{CC}	83	V _{CC}	132	V _{CC}	181	V _{CC}
35	NC	84	NC	133	NC	182	NC

TABLE 1. 98C100032DRP PIN DESCRIPTION

PIN NUMBER	SIGNAL	PIN NUMBER	SIGNAL	PIN NUMBER	SIGNAL	PIN NUMBER	SIGNAL
36	CD17	85	ADDR_R/C	134	CB_RAS3	183	A8
37	V _{CC}	86	NC	135	CAS0	184	A7
38	CD18	87	CB_ $\overline{WE}$	136	CAS1	185	A6
39	GND	88	GND	137	GND	186	GND
40	NC	89	NC	138	NC	187	NC
41	CD19	90	IO_D0	139	CAS2	188	A5
42	CD20	91	IO_D1	140	CAS3	189	A4
43	CD21	92	IO_D2	141	RAS0	190	A3
44	NC	93	NC	142	NC	191	NC
45	V _{CC}	94	V _{CC}	143	V _{CC}	192	V _{CC}
46	NC	95	NC	144	NC	193	NC
47	CD22	96	IO_D3	145	RAS1	194	A2
48	CD23	97	IO_D4	146	RAS2	195	NC
49	GND	98	GND	147	GND	196	GND

TABLE 2. 98C100032DRP ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN	MAX	UNIT
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5	7.0	V
Voltage on V _{DD} supply relative to V _{SS}	V _{DD}	-0.5	7.0	V
Operating Temperature	T _A	-40	85	°C
Storage Temperature	T _{STG}	-55	150	°C
Output Current (Source/Sink)	I _{OUT}	-20	20	mA

TABLE 3. 98C100032DRP RECOMMENDED OPERATING CONDITIONS

(VOLTAGE REFERENCED TO V_{SS}, T_A = -40 TO 85 °C UNLESS OTHERWISE SPECIFIED)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Supply Voltage	V _{DD}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	--	V _{DD} +1.0	V
Input Low Voltage	V _{IL}	-1.0	--	0.8	V

TABLE 4. 98C100032DRP CAPACITANCE

(T_A = 25 °C, V_{DD} = 5.0V, f = 1 MHz)

PARAMETER	SYMBOL	MIN	MAX	UNIT
Address Input	C _{ADR}	V _{IN} = 0V	150	pF
$\overline{\text{CAS}}$ Input	C _{CAS}		45	pF
$\overline{\text{RAS}}$ Input	C _{RAS}		45	pF
Write Enable	C _{WE}		--	pF
Output Enable	C _{OE}		--	pF
Data Input/Output	C _{I/O}		20	pF

TABLE 5. 98C100032DRP DC CHARACTERISTICS

(RECOMMENDED OPERATING CONDITIONS UNLESS OTHERWISE SPECIFIED)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
Input Leakage Current	I _{IN}	$\overline{\text{WE}}, \overline{\text{OE}}$ $\overline{\text{CAS}}, \overline{\text{RAS}}$	-20 -80	20 80	μA
Output Leakage Current	I _{OUT}	Data out is disabled, 0 V ≤ V _{OUT} < V _{DD}	-20	20	μA
Output High Voltage Level	V _{OH}	I _{OH} = -5mA	2.4	--	V
Output Low Voltage Level	V _{OL}	I _{OL} = 4.2mA	--	0.4	V
Operating Current 98C100032DRP-9 98C100032DRP-12	I _{CC1}	$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ cycling @ t _{RC} = min	-- --	750 700	mA
Standby Current	I _{CC2}	$\overline{\text{RAS}} = \overline{\text{CAS}} = \overline{\text{WE}} = \text{V}_{\text{IH}}$	--	43	mA
$\overline{\text{RAS}}$ -only Refresh Current 98C100032DRP-9 98C100032DRP-12	I _{CC3}	$\overline{\text{CAS}} = \text{V}_{\text{IH}}$, $\overline{\text{RAS}}$ cycling @ t _{RC} = min	-- --	750 700	mA
FAST-PAGE-MODE Current 98C100032DRP-9 98C100032DRP-12	I _{CC4}	$\overline{\text{RAS}} = \text{V}_{\text{IL}}$ $\overline{\text{CAS}}$ address cycling @ t _{RC} = min	-- --	400 380	mA
Standby Current	I _{CC5}	$\overline{\text{RAS}} = \overline{\text{CAS}} = \overline{\text{WE}} = \text{V}_{\text{DD}} - 0.2\text{V}$	--	22	mA
$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current 98C100032DRP-9 98C100032DRP-12	I _{CC6}	$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ cycling @ t _{RC} = min	-- --	750 700	mA

TABLE 6. 98C100032DRP AC CHARACTERISTICS

($-40\text{ }^{\circ}\text{C} \leq T_A \leq 80\text{ }^{\circ}\text{C}$, $V_{DD} = 5.0\text{V} \pm 10\%$, $V_{IH}/V_{IL} = 2.0/0.8\text{V}$, $V_{OH}/V_{OL} = 2.0/0.8\text{V}$ UNLESS OTHERWISE SPECIFIED)

PARAMETER	SYMBOL	MIN	TYP	MAX
Random read or write cycle time 98C100032DRP-9 98C100032DRP-12	t_{RC}	130 150	-- --	ns
Read-modify-write cycle time 98C100032DRP-9 98C100032DRP-12	t_{RWC}	175 205	-- --	ns
Access time for $\overline{\text{RAS}}$ ^{1,2,3} 98C100032DRP-9 98C100032DRP-12	t_{RAC}	-- --	90 120	ns
Access time for CAS ^{1,2,4} 98C100032DRP-9 98C100032DRP-12	t_{CAC}	-- --	15 20	ns
Access time from column address ^{1,3} 98C100032DRP-9 98C100032DRP-12	t_{AA}	-- --	30 34	ns
$\overline{\text{CAS}}$ to output in LOW-Z ¹ 98C100032DRP-9 98C100032DRP-12	t_{CLZ}	0 0	-- --	ns
Output buffer turn-off delay ⁵ 98C100032DRP-9 98C100032DRP-12	t_{OFF}	0 0	15 20	ns
Transition time (rise and fall) ^{6,7} 98C100032DRP-9 98C100032DRP-12	t_T	3 3	50 50	ns
$\overline{\text{RAS}}$ precharge time 98C100032DRP-9 98C100032DRP-12	t_{RP}	40 50	-- --	ns
$\overline{\text{RAS}}$ pulse width 98C100032DRP-9 98C100032DRP-12	t_{RAS}	60 70	10K 10K	ns
$\overline{\text{RAS}}$ hold time 98C100032DRP-9 98C100032DRP-12	t_{RSH}	15 20	-- --	ns
$\overline{\text{CAS}}$ hold time 98C100032DRP-9 98C100032DRP-12	t_{CSH}	60 70	-- --	ns
$\overline{\text{CAS}}$ pulse width 98C100032DRP-9 98C100032DRP-12	t_{CAS}	15 20	10K 10K	ns
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time ^{2,7} 98C100032DRP-9 98C100032DRP-12	t_{RCD}	20 20	45 50	ns

TABLE 6. 98C100032DRP AC CHARACTERISTICS

 $(-40\text{ }^{\circ}\text{C} \leq T_A \leq 80\text{ }^{\circ}\text{C}, V_{DD} = 5.0\text{V} \pm 10\%, V_{IH}/V_{IL} = 2.0/0.8\text{V}, V_{OH}/V_{OL} = 2.0/0.8\text{V} \text{ UNLESS OTHERWISE SPECIFIED})$

PARAMETER	SYMBOL	MIN	TYP	MAX
RAS to column address delay time ³ 98C100032DRP-9 98C100032DRP-12	t_{RAD}	15 15	30 35	ns
CAS to RAS precharge time 98C100032DRP-9 98C100032DRP-12	t_{CRP}	5 5	-- --	ns
Row address set-up time 98C100032DRP-9 98C100032DRP-12	t_{ASR}	0 0	-- --	ns
Row address hold time 98C100032DRP-9 98C100032DRP-12	t_{RAH}	10 10	-- --	ns
Column address set-up time 98C100032DRP-9 98C100032DRP-12	t_{ASC}	0 0	-- --	ns
Column address hold time 98C100032DRP-9 98C100032DRP-12	t_{CAH}	10 15	-- --	ns
Column address to RAS lead time 98C100032DRP-9 98C100032DRP-12	t_{RAL}	30 35	-- --	ns
Read command set-up time 98C100032DRP-9 98C100032DRP-12	t_{RCS}	0 0	-- --	ns
Read command hold time referenced to CAS ⁸ 98C100032DRP-9 98C100032DRP-12	t_{RCH}	0 0	-- --	ns
Read command hold time referenced to RAS ⁸ 98C100032DRP-9 98C100032DRP-12	t_{RRH}	0 0	-- --	ns
Write command hold time 98C100032DRP-9 98C100032DRP-12	t_{WCH}	10 15	-- --	ns
Write command pulse width 98C100032DRP-9 98C100032DRP-12	t_{WP}	10 15	-- --	ns
Write command to RAS lead time 98C100032DRP-9 98C100032DRP-12	t_{RWL}	15 20	-- --	ns
Write command to CAS lead time 98C100032DRP-9 98C100032DRP-12	t_{CWL}	15 20	-- --	ns

TABLE 6. 98C100032DRP AC CHARACTERISTICS

 $(-40\text{ }^{\circ}\text{C} \leq T_A \leq 80\text{ }^{\circ}\text{C}, V_{DD} = 5.0\text{V} \pm 10\%, V_{IH}/V_{IL} = 2.0/0.8\text{V}, V_{OH}/V_{OL} = 2.0/0.8\text{V} \text{ UNLESS OTHERWISE SPECIFIED})$

PARAMETER	SYMBOL	MIN	TYP	MAX
Data set-up time ⁹ 98C100032DRP-9 98C100032DRP-12	t_{DS}	0 0	-- --	ns
Data hold time ⁹ 98C100032DRP-9 98C100032DRP-12	t_{DH}	10 15	-- --	ns
Refresh Period 98C100032DRP-9 98C100032DRP-12	t_{REF}	-- --	64 64	ms
Write command set-up time ¹⁰ 98C100032DRP-9 98C100032DRP-12	t_{WCS}	0 0	-- --	ns
CAS to $\overline{WE}$ delay time ¹⁰ 98C100032DRP-9 98C100032DRP-12	t_{CWD}	40 50	-- --	ns
RAS to $\overline{WE}$ delay time ¹⁰ 98C100032DRP-9 98C100032DRP-12	t_{RWD}	85 100	-- --	ns
Column address to $\overline{WE}$ delay time ¹⁰ 98C100032DRP-9 98C100032DRP-12	t_{AWD}	55 65	-- --	ns
CAS precharge to $\overline{WE}$ delay time 98C100032DRP-9 98C100032DRP-12	t_{CPWD}	60 70		ns
CAS set-up time (CAS-before-RAS refresh) 98C100032DRP-9 98C100032DRP-12	t_{CSR}	10 10	-- --	ns
CAS hold time (CAS-before-RAS refresh) ¹¹ 98C100032DRP-9 98C100032DRP-12	t_{CHR}	10 15	-- --	ns
RAS to CAS precharge time 98C100032DRP-9 98C100032DRP-12	t_{RPC}	5 5	-- --	ns
Fast Page mode cycle time 98C100032DRP-9 98C100032DRP-12	t_{PC}	40 45	-- --	ns
Fast Page mode read-modify-write cycle time 98C100032DRP-9 98C100032DRP-12	t_{PRWC}	85 100	-- --	ns
CAS precharge time (Fast Page cycle) 98C100032DRP-9 98C100032DRP-12	t_{CP}	10 10	-- --	ns

TABLE 6. 98C100032DRP AC CHARACTERISTICS

(-40 °C ≤ T_A ≤ 80 °C, V_{DD} = 5.0V ± 10%, V_{IH}/V_{IL} = 2.0/0.8V, V_{OH}/V_{OL} = 2.0/0.8V UNLESS OTHERWISE SPECIFIED)

PARAMETER	SYMBOL	MIN	TYP	MAX
$\overline{\text{RAS}}$ pulse width (Fast Page cycle) 98C100032DRP-9 98C100032DRP-12	t _{RASP}	60 70	200K 200K	ns
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge 98C100032DRP-9 98C100032DRP-12	t _{RHCP}	35 40	-- --	ns
$\overline{\text{OE}}$ access time 98C100032DRP-9 98C100032DRP-12	t _{OEa}	-- --	15 20	ns
$\overline{\text{OE}}$ to data delay 98C100032DRP-9 98C100032DRP-12	t _{OED}	15 20	-- --	ns
Output to buffer turn off delay time from $\overline{\text{OE}}$ ⁵ 98C100032DRP-9 98C100032DRP-12	t _{OEZ}	0 0	15 20	ns
$\overline{\text{OE}}$ command hold time 98C100032DRP-9 98C100032DRP-12	t _{OEh}	15 20	-- --	ns
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ precharge time (C-B-R refresh) 98C100032DRP-9 98C100032DRP-12	t _{WRP}	10 10	-- --	ns
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ hold time (C-B-R refresh) 98C100032DRP-9 98C100032DRP-12	t _{WRH}	10 10	-- --	ns

1. Measured with a load equivalent to 2 TTL load and 100 pF.
2. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
3. Operation within the t_{RAD} (max) can be met. t_{RAD} (max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled by t_{AA}.
4. Assumes that t_{RCD} ≥ t_{RCD} (max).
5. t_{OFF} (max) and t_{OEZ} (max) define the time at which the output achieves the open circuit condition and are not referenced to V_{OH} or V_{OL}.
6. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} (min) and V_{IL} (max) and are assumed to be 5 ns for all inputs.
7. Guaranteed by design.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{WE}}$ leading edge in read-modify-write cycles.
10. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are non-restrictive operating partners. They are included in the data sheet as electric characteristics only. If t_{WCS} ≥ t_{WCS} (min), the cycles in an early write cycle and the data output will remain high impedance for the duration of the cycle. If t_{CWD} ≥ t_{CWD} (min) and t_{AWD} ≥ t_{AWD} (min), then the cycle is a read-modify-write cycle and the data output will contain the data read from the selection address. If neither of the above conditions is satisfied, the condition of the data out is indeterminable.
11. It can get less $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ current loss if t_{CHR} ≥ t_{RAS} or $\overline{\text{CAS}} < 0.2$ V at $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh mode.

FIGURE 1. READ CYCLE





FIGURE 2. WRITE CYCLE (EARLY WRITE)

NOTE: $D_{OUT} = OPEN$



Don't care
Undefined

FIGURE 3. WRITE CYCLE ($\overline{OE}$ CONTROLLED WRITE)

NOTE: $D_{OUT} = OPEN$





FIGURE 4. READ-MODIFY-WRITE CYCLE



[illegible]

NOTE: $D_{OUT} = \text{OPEN}$




FIGURE 7. FAST PAGE READ-MODIFY-WRITE CYCLE




FIGURE 8. $\overline{\text{RAS}}$ -ONLY REFRESH CYCLE

NOTE: $\overline{WR}$, $\overline{OE}$, D_{IN} = DON'T CARE; D_{OUT} = OPEN




FIGURE 9. $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE

NOTE: $\overline{\text{OE}}$, A = DON'T CARE







FIGURE 10. HIDDEN REFRESH CYCLE (READ)




NOTE: $D_{OUT} = OPEN$



NOTE: $\overline{OE}$, A = DON'T CARE





196 PIN RAD-PAK® QUAD FLAT PACKAGE

SYMBOL	DIMENSION		
	MIN	NOM	MAX