

October 1987 Revised May 2002

MM74C175 **Quad D-Type Flip-Flop**

General Description

The MM74C175 consists of four positive-edge triggered Dtype flip-flops implemented with monolithic CMOS technology. Both are true and complemented outputs from each flip-flop are externally available. All four flip-flops are controlled by a common clock and a common clear. Information at the D-type inputs meeting the set-up time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. The clearing operation, enabled by a negative pulse at Clear input, clears all four Q outputs to logical "0" and Q's to logical "1".

All inputs are protected from static discharge by diode clamps to V_{CC} and GND.

Features

■ Wide supply voltage range: 3V to 15V ■ Guaranteed noise margin: 1.0V

■ High noise immunity: 0.45 V_{CC} (typ.)


■ Low power TTL compatibility: Fan out of 2 driving 74L

Ordering Code:

Order Number	Package Number	Package Description
MM74C175M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74C175N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram



Truth Table

Each Flip-Flop

Inputs			Outputs		
Clear	Clock	D	Q	Ια	
L	X	X	L	Н	
Н	\uparrow	Н	Н	L	
Н	\uparrow	L	L	Н	
Н	Н	X	NC	NC	
Н	L	Х	NC	NC	


H = HIGH Level


L = LOW Level X = Irrelevant

↑ = Transition from LOW-to-HIGH level

NC = No Change

Block Diagrams









Absolute Maximum Ratings(Note 1)

 $\begin{array}{lll} \mbox{Voltage at Any Pin} & -0.3\mbox{V to V}_{\mbox{CC}} + 0.3\mbox{V} \\ \mbox{Operating Temperature Range} & -55\mbox{°C to } + 125\mbox{°C} \\ \mbox{Storage Temperature Range} & -65\mbox{°C to } + 150\mbox{°C} \\ \mbox{} \end{array}$

Power Dissipation (P_D)

Dual-In-Line 700 mW

Small Outline 500 mW

 $\begin{array}{ll} \mbox{Operating V}_{\mbox{CC}} \mbox{ Range} & \mbox{3V to 15V} \\ \mbox{Absolute Maximum V}_{\mbox{CC}} & \mbox{18V} \end{array}$

Lead Temperature

(Soldering, 10 seconds) 260°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics table provides conditions

for actual device operation.

DC Electrical Characteristics

Min/Max limits apply across temperature range unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO	CMOS	•	-		•	
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 5V	3.5			V
		V _{CC} = 10V	8.0			V
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 5V			1.5	V
		V _{CC} = 10V			2.0	V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5V, I_{O} = -10 \mu A$	4.5			V
		$V_{CC} = 10V, I_{O} = -10 \mu A$	9.0			V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5V, I_{O} = 10 \mu A$			0.5	V
		$V_{CC} = 10V, I_{O} = 10 \mu A$			1.0	
I _{IN(1)}	Logical "1" Input Current	V _{CC} = 15V, V _{IN} = 15V		0.005	1.0	μΑ
I _{IN(0)}	Logical "0" Input Current	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005		μΑ
I _{CC}	Supply Current	V _{CC} = 15V		0.05	300	μΑ
CMOS/LPT	TL INTERFACE					
V _{IN(1)}	Logical "1" Input Voltage	74C, V _{CC} = 4.75V	V _{CC} – 1.5			V
V _{IN(0)}	Logical "0" Input Voltage	74C, V _{CC} = 4.75V			0.8	V
V _{OUT(1)}	Logical "1" Output Voltage	74C, $V_{CC} = 4.75V$, $I_{O} = -360 \mu A$	2.4			V
V _{OUT(0)}	Logical "0" Output Voltage	74C, $V_{CC} = 4.75V$, $I_O = 360 \mu A$			0.4	V
OUTPUT D	RIVE (See Family Characteristics	Data Sheet) (Short Circuit Current)		_	_	
I _{SOURCE}	Output Source Current	$V_{CC} = 5V, T_A = 25^{\circ}C,$	-1.75	-3.3		mA
	(P-Channel)	$V_{OUT} = 0V$	-1.75	3.5		IIIA
I _{SOURCE}	Output Source Current	$V_{CC} = 10V, T_A = 25^{\circ}C,$	-8.0	-15		mA
	(P-Channel)	$V_{OUT} = 0V$	-0.0	-13		IIIA
I _{SINK}	Output Sink Current	$V_{CC} = 5V, T_A = 25^{\circ}C,$	1.75	3.6		mA
	(N-Channel)	$V_{OUT} = V_{CC}$	1.75	3.0		ША
I _{SINK}	Output Sink Current	$V_{CC} = 10V, T_A = 25^{\circ}C,$	8.0	16		mA
	(N-Channel)	$V_{OUT} = V_{CC}$	6.0	10		IIIA

AC Electrical Characteristics (Note 2)

 $T_A = 25^{\circ}C$, $C_L = 50$ pF, unless otherwise noted


Symbol	Parameter	Conditions	Min	Тур	Max	Units	
t _{pd}	Propagation Delay Time to	V _{CC} = 5V		190	300	ns	
	a Logical "0" or Logical "1" from	V _{CC} = 10V		75	110		
	Clock to Q or Q						
t _{pd}	Propagation Delay Time to a	V _{CC} = 5V		180	300	ne	
	Logical "0" from Clear to Q	V _{CC} = 10V		70	110	ns	
t _{pd}	Propagation Delay Time to a	V _{CC} = 5V		230	400		
	Logical "1" from Clear to Q	V _{CC} = 10V		90	150	ns	
t _S	Time Prior to Clock Pulse that	V _{CC} = 5V	100	45		ns	
	Data Must be Present	V _{CC} = 10V	40	16			
t _H	Time After Clock Pulse that	V _{CC} = 5V	0	-11		no	
	Data Must be Held	V _{CC} = 10V	0	-4		ns	
t _W	Minimum Clock Pulse Width	V _{CC} = 5.0V		130	250		
		V _{CC} = 10V		45	100	ns	
t _W	Minimum Clear Pulse Width	V _{CC} = 5.0V		120	250	ns	
		V _{CC} = 10V		45	100		
t _r	Maximum Clock Rise Time	V _{CC} = 5V	15	450		μs	
		V _{CC} = 10V	5.0	125			
t _f	Maximum Clock Fall Time	V _{CC} = 5V	15	50		μs	
		V _{CC} = 10V	5.0	50			
f _{MAX}	Maximum Clock Frequency	V _{CC} = 5V	2.0	3.5		MHz	
		V _{CC} = 10V	5.0	10			
C _{IN}	Input Capacitance	Clear Input (Note 3)		10			
		Any Other Input		5.0		pF	
C _{PD}	Power Dissipation Capacitance	Per Package (Note 4)		130		pF	

Note 2: AC Parameters are guaranteed by DC correlated testing.


Note 3: Capacitance is guaranteed by periodic testing.


Note 4: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note AN-90.


Switching Time Waveforms



Physical Dimensions inches (millimeters) unless otherwise noted








16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com