

April 2002 Revised May 2002

74LCXH32245

Low Voltage 32-Bit Bidirectional Transceiver with 5V Tolerant Inputs and Outputs with Bushold

General Description

The LCXH32245 contains thirty-two non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is designed for low voltage (2.5V or 3.3V) V_{CC} applications with capability of interfacing to a 5V signal environment. The device is byte controlled. Each byte has separate control inputs which could be shorted together for full 32-bit operation. The T/\overline{R} inputs determine the direction of data flow through the device. The \overline{OE} inputs disable both the A and B ports by placing them in a high impedance state. The 26Ω series resistor in the A Port output helps reduce output overshoot and undershoot.

The LCXH32245 data inputs include bushold, eliminating the need for external pull-up/down resistors to hold unused inputs

The LCXH32245 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs and outputs
- 2.3V to 3.6V V_{CC} specifications provided
- 4.5 ns t_{PD} max ($V_{CC} = 3.3V$), 20 μ A I_{CC} max
- Power-off high impedance inputs and outputs
- \blacksquare Equivalent 26 Ω series resistor on A Port outputs
- Bushold on inputs eliminates the need for external pull-up/down resistors
- Supports live insertion/withdrawal (Note 1)
- \pm 24 mA output drive (V_{CC} = 3.0V)
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V

■ Packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

Note 1: To ensure the high-impedance state during power-up or down, OE should be tied to VCC through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.


Ordering Code:

Order Number	Package Number	Package Description
74LCXH32245G (Note 2) (Note 3)	BGA96A	96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide


Note 2: Ordering Code "G" indicates Trays.

Note 3: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

Logic Symbol



Connection Diagram



(Top Thru View)

Pin Descriptions

Pin Names	Description
OE _n	Output Enable Input (Active LOW)
T/R _n	Transmit/Receive Input
A ₀ -A ₃₁	Side A Inputs/3-STATE Outputs
B ₀ -B ₃₁	Side B Inputs/3-STATE Outputs

FBGA Pin Assignments

	1	2	3	4	5	6
Α	B ₁	B ₀	T/R ₁	ŌE ₁	A ₀	A ₁
В	B ₃	B ₂	GND	GND	A ₂	A ₃
С	B ₅	B ₄	V _{CC1}	V _{CC1}	A ₄	A ₅
D	B ₇	B ₆	GND	GND	A ₆	A ₇
E	B ₉	B ₈	GND	GND	A ₈	A ₉
F	B ₁₁	B ₁₀	V _{CC1}	V _{CC1}	A ₁₀	A ₁₁
G	B ₁₃	B ₁₂	GND	GND	A ₁₂	A ₁₃
Н	B ₁₄	B ₁₅	T/\overline{R}_2	OE ₂	A ₁₅	A ₁₄
J	B ₁₇	B ₁₆	T/R ₃	OE ₃	A ₁₆	A ₁₇
K	B ₁₉	B ₁₈	GND	GND	A ₁₈	A ₁₉
L	B ₂₁	B ₂₀	V_{CC2}	V_{CC2}	A ₂₀	A ₂₁
М	B ₂₃	B ₂₂	GND	GND	A ₂₂	A ₂₃
N	B ₂₅	B ₂₄	GND	GND	A ₂₄	A ₂₅
Р	B ₂₇	B ₂₆	V_{CC2}	V_{CC2}	A ₂₆	A ₂₇
R	B ₂₉	B ₂₈	GND	GND	A ₂₈	A ₂₉
Т	B ₃₀	B ₃₁	T/R ₄	ŌE ₄	A ₃₁	A ₃₀

Truth Tables

Inp	uts	Outmute			
OE ₁	T/R ₁	Outputs			
L	L	Bus B ₀ -B ₇ Data to Bus A ₀ -A ₇			
L	Н	Bus A ₀ –A ₇ Data to Bus B ₀ –B ₇			
Н	Х	HIGH–Z State on A ₀ –A ₇ ,B ₀ –B ₇			

Inp	uts	Outputo			
OE ₂	T/R ₂	Outputs			
L	L	Bus B ₈ -B ₁₅ Data to Bus A ₈ -A ₁₅			
L	Н	Bus A ₈ -A ₁₅ Data to Bus B ₈ -B ₁₅			
Н	Х	HIGH–Z State on A ₈ –A ₁₅ ,B ₈ –B ₁₅			

H = HIGH Voltage Level

Inp	uts	Outputs				
OE ₃	T/R ₃	•				
L	L	Bus B ₁₆ –B ₂₃ Data to Bus A ₁₆ –A ₂₃				
L	Н	Bus A ₁₆ -A ₂₃ Data to Bus B ₁₆ -B ₂₃				
Н	Χ	HIGH–Z State on A ₁₆ –A ₂₃ ,B ₁₆ –B ₂₃				

Inp	uts	Out water
OE ₄	T/R ₄	Outputs
L L		Bus B ₂₄ –B ₃₁ Data to Bus A ₂₄ –A ₃₁
L H		Bus B ₂₄ –A ₃₁ Data to Bus B ₂₄ –B ₃₁
Н	Х	HIGH–Z State on A ₂₄ –A ₃₁ ,B ₂₄ –B ₃₁

L = LOW Voltage Level X = Immaterial

Z = High Impedance

Logic Diagrams $\sqrt{\overline{R_1}} \sqrt{\overline{R_2}} \sqrt{\overline{R_2}$

Note: Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 4)

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +7.0		V
VI	T/R, OE	-0.5 to +7.0		V
	I/O Ports	-0.5 to $V_{CC} + 0.5$		v
Vo	DC Output Voltage	-0.5 to V _{CC} + 0.5	Output in HIGH or LOW State (Note 5)	V
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
		+50	$V_O > V_{CC}$	IIIA
Io	DC Output Source/Sink Current	±50		mA
I _{CC}	DC Supply Current per Supply Pin	±100		mA
I_{GND}	DC Ground Current per Ground Pin	±100		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions (Note 6)

Symbol	Parameter		Min	Max	Units
V _{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
VI	Input Voltage		0	V _{CC}	V
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V
		3-STATE	0	5.5	V
I _{OH} /I _{OL}	Output Current – B Outputs	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 2.7V - 3.0V$		±12	
		$V_{CC} = 2.3V - 2.7V$		±8	mA
	Output Current in I _{OH} /I _{OL} – A Outputs	$V_{CC} = 3.0V - 3.6V$		±12	ША
		$V_{CC} = 2.7V - 3.0V$		±8	
		$V_{CC} = 2.3V - 2.7V$		±4	
T _A	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V		0	10	ns/V

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5: I_O Absolute Maximum Rating must be observed.

Note 6: Floating or unused control inputs must be HIGH or LOW.

Note: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	v _{cc}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Syllibol	Parameter		(V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		V
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 – 3.6		0.8	v
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 – 3.6	V _{CC} - 0.2		
		I _{OH} = -8 mA	2.3	1.8		
		I _{OH} = -12 mA	2.7	2.2		V
		I _{OH} = -18 mA	3.0	2.4		
		I _{OH} = -24 mA	3.0	2.4		

DC Electrical Characteristics (Continued)

Symbol	Parameter Conditions V_{CC} $T_A = -40^{\circ}C$ to	C to +85°C	Units			
Syllibol	Parameter	Conditions	(V)	Min	Max	Units
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.3 – 3.6		0.2	
		I _{OL} = 8 mA	2.3		0.6	
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	
		I _{OL} = 24 mA	2.7		0.6	<u> </u>
I _I	Input Leakage Current	0 ≤ V _I ≤ 5.5V	2.3 – 3.6		±5.0	
I _{I(HOLD)}	Bushold Input Minimum	V _{IN} = 0.7V	2.3	45		<u> </u>
	Drive Hold Current	V _{IN} = 1.7V	2.3	-45		μΑ
		V _{IN} = 0.8V	3.0	75		<u> </u>
		V _{IN} = 2.0V	3.0	-75		
I _{I(OD)}	Bushold Input Over-Drive		2.7	300		
	Current to Change State		2.7	-300		μА
			3.6	450		μΑ
			3.0	-450		
I _{OZ}	3-STATE I/O Leakage	0 ≤ V _O ≤ 5.5V	2.3 – 3.6		±5.0	
		$V_I = V_{IH}$ or V_{IL}	2.3 – 3.6		±3.0	μΑ
I _{OFF}	Power-Off Leakage Current	V_I or $V_O = 5.5V$	0		10	μΑ
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.3-3.6		20	
		$3.6V \le V_I, V_O \le 5.5V \text{ (Note 7)}$	2.3-3.6		±20	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3-3.6		500	μΑ

Note 7: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

			$T_A = -40^{\circ}C$ to $+85^{\circ}C$, $R_L = 500\Omega$					
Symbol	Parameter	V _{CC} = 3.	$V_{CC} = 3.3V \pm 0.3V$ $C_L = 50 \text{ pF}$		V _{CC} = 2.7V C _L = 50 pF		$V_{CC} = 2.5V \pm 0.2V$ $C_L = 30 \text{ pF}$	
Symbol	Farameter	C _L =						
		Min	Max	Min	Max	Min	Max	
t _{PHL}	Propagation Delay	1.0	4.5	1.0	5.2	1.0	5.4	
t _{PLH}	A _n to B _n or B _n to A _n	1.0	4.5	1.0	5.2	1.0	5.4	ns
t _{PZL}	Output Enable Time	1.0	6.5	1.0	7.2	1.0	8.5	
t _{PZH}		1.0	6.5	1.0	7.2	1.0	8.5	ns
t _{PLZ}	Output Disable Time	1.0	6.4	1.0	6.9	1.0	7.7	
t _{PHZ}		1.0	6.4	1.0	6.9	1.0	7.7	ns

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC}	$T_A = 25^{\circ}C$	Units
			(V)	Typical	
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	V
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	-0.6	V

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	V_{CC} = Open, V_I = 0V or V_{CC}	7	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} , $f = 10$ MHz	20	pF

AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)


Test	Switch	
t _{PLH} , t _{PHL} Open		
t _{PZL} , t _{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3$ V, and 2.7V V_{CC} x 2 at $V_{CC} = 2.5 \pm 0.2$ V	
t _{PZH} , t _{PHZ}	GND	




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and t_{rec} Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic






FIGURE 2. Waveforms (Input Characteristics; f =1MHz, $t_r = t_f = 3ns$)

Symbol	V _{cc}			
Cymber	$3.3V \pm 0.3V$	2.7V	2.5V ± 0.2V	
V _{mi}	1.5V	1.5V	V _{CC} /2	
V _{mo}	1.5V	1.5V	V _{CC} /2	
V _x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V	
V _y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V	



Physical Dimensions inches (millimeters) unless otherwise noted



NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- B. ALL DIMENSIONS IN MILLIMETERS
- C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
 .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
 D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA96ArevE

96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA96A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com