

April 1988 Revised September 2000

74F157A Quad 2-Input Multiplexer

General Description

The F157A is a high-speed quad 2-input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four outputs present the selected data in the true (non-inverted) form. The F157A can also be used to generate any four of the 16 different functions to two variables.


Ordering Code:

Order Number	Package Number	Package Description					
74F157ASC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow					
74F157ASJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide					
74F157APC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide					


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

10a 1a 10b 11b 10c 11c 10d 11d

Logic Symbols



Connection Diagram



Unit Loading/Fan Out

Pin Names	Decerinties	U.L.	Input I _{IH} /I _{IL}		
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}		
I _{0a} –I _{0d}	Source 0 Data Inputs	1.0/1.0	20 μA/-0.6 mA		
I _{1a} –I _{1d}	Source 1 Data Inputs	1.0/1.0	20 μA/-0.6 mA		
Ē	Enable Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA		
S	Select Input	1.0/1.0	20 μA/-0.6 mA		
Z _a –Z _d	Outputs	50/33.3	−1 mA/20 mA		

Truth Table

	Output			
Ē	S	I ₀	I ₁	z
Н	Х	Х	Х	L
L	Н	X	L	L
L	Н	X	Н	Н
L	L	L	X	L
L	L	Н	Χ	Н

H = HIGH Voltage Level


Functional Description

The F157A is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input (\overline{E}) is active LOW. When E is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The F157A is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$Z_n = \overline{E} \bullet (I_{1n}S + I_{0n} \ \overline{S})$$

A common use of the F157A is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The F157A can generate any four of the 16 different functions of two variables with one variable common. This is useful for implementing highly irregular logic.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

L = LOW Voltage Level X = Immaterial

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

 $\begin{array}{ll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \end{array}$

Junction Temperature under Bias -55°C to +150°C

 $\begin{array}{lll} \text{V}_{\text{CC}} \text{ Pin Potential to Ground Pin} & -0.5 \text{V to } +7.0 \text{V} \\ \text{Input Voltage (Note 2)} & -0.5 \text{V to } +7.0 \text{V} \\ \text{Input Current (Note 2)} & -30 \text{ mA to } +5.0 \text{ mA} \\ \end{array}$

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)

 $\begin{array}{ll} \mbox{Standard Output} & -0.5\mbox{V to V}_{\mbox{CC}} \\ \mbox{3-STATE Output} & -0.5\mbox{V to +5.5\mbox{V}} \end{array}$

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA) ESD Last Passing Voltage (Min) 4000V

Free Air Ambient Temperature 0° C to +70°C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics


Symbol	l Parameter		Min	Тур	Max	Units	v _{cc}	Conditions	
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH	10% V _{CC}	2.5			V	Min	$I_{OH} = -1 \text{ mA}$	
	Voltage	$5\% V_{CC}$	2.7			V	IVIIII	$I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voltage	10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA	
I _{IH}	Input HIGH				5.0	μА	Max	V _{IN} = 2.7V	
	Current				3.0	μΛ	IVIAX	v _{IN} = 2.7 v	
I _{BVI}	Input HIGH Current				7.0	μА	Max	V _{IN} = 7.0V	
	Breakdown Test				7.0	μΛ	IVIAX	VIN - 7.0V	
I _{CEX}	Output HIGH				50	μА	Max	V _{OUT} = V _{CC}	
	Leakage Current				30	μΛ	IVIAX	AOO1 = ACC	
V _{ID}	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu A$	
	Test		4.75			•	0.0	All Other Pins Grounded	
l _{OD}	Output Leakage				3.75	μА	0.0	V _{IOD} = 150 mV	
	Circuit Current				3.73	μΛ	0.0	All Other Pins Grounded	
I _{IL}	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V	
los	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V	
Іссн	Power Supply Current			15	23	mA	Max	V _O = HIGH	
I _{CCL}	Power Supply Current			15	23	mA	Max	$V_O = LOW$	


AC Electrical Characteristics

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50$ pF		Units	
		Min	Тур	Max	Min	Max	Min	Max	[
t _{PLH}	Propagation Delay	4.0	7.0	10.0	4.0	12.0	4.0	11.0		
t _{PHL}	S to Z _n	3.0	5.0	7.0	3.0	9.0	3.0	8.0	ns	
t _{PLH}	Propagation Delay	5.0	7.0	9.5	5.0	13.0	5.0	11.0		
t _{PHL}	E to Z _n	2.5	4.5	6.5	2.5	7.5	2.5	7.0	ns	
t _{PLH}	Propagation Delay	2.5	4.5	6.0	2.5	7.5	2.5	6.5	ns	
t _{PHL}	I _n to Z _n	2.5	4.0	5.5	1.5	7.5	2.0	7.0	115	


Physical Dimensions inches (millimeters) unless otherwise noted







16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.780 0.090 (18.80 - 19.81)(2.286)**16 15 14 13 12 11 10 9** 16 15 INDEX AREA 0.250 ± 0.010 $\overline{(6.350 \pm 0.254)}$ PIN NO. 1 PIN NO. 1 1 2 3 4 5 6 7 8 1 2 OPTION 01 OPTION 02 0.065 $\frac{0.130 \pm 0.005}{(3.302 \pm 0.127)}$ $\frac{0.060}{(1.524)}$ TYP (1.651)4° TYP 0.300 - 0.320OPTIONAL (7.620 - 8.128) 0.145 - 0.200 (3.683 - 5.080)95°±5° 0.008 **-** 0.016 (0.203 **-** 0.406) TYP 90° ± 4° TYP 0.020 $\frac{0.280}{(7.112)}$ MIN (0.508)0.125 - 0.150 (3.175 - 3.810) 0.030 ± 0.015 (0.762 ± 0.381) 0.014 - 0.023 0.100 ± 0.010 (0.325 **+**0.040 **-**0.015 (0.356 - 0.584) (2.540 ± 0.254) 0.050 ± 0.010 N16E (REV F) TYP (1.270 ± 0.254)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com