88800 Octal 10/100 Mbits/s Ethernet MAC + PHY Chip

Datasheet




1

The 88800 is a highly-integrated, octal, MAC + PHY chip for twisted pair and fiber Ethernet applications. The 88800 integrates eight Ethernet Media Access Controllers (MAC) and eight TX/FX/10BASE-T physical layer (PHY) modules.

Figure 1 shows a typical system application of the 88800. It connects eight ports between a switch fabric and RJ45 jacks for physical connection to an Ethernet LAN. A host microprocessor addresses registers in the chip for control and status.

Figure 1 Typical 88800 Application



November 2000

Functional Description

Figure 2 shows a block diagram of the 88800. For each port, the device has a transmit data path and a receive data path. The transmit data path is from the System Interface to the Transmit FIFO, the MAC, and then out through the PHY to the media. Conversely, the receive data path is from the media, through the PHY and MAC, and out the Receive FIFO to the System Interface.


In the transmit data path, data for all eight ports is input into the System Interface from an external bus. One port is selected, and the data is sent to the transmit FIFO of that port. The transmit FIFO provides temporary storage of the data until it is sent to the MAC transmit section for that port. The MAC formats the data into an Ethernet packet per IEEE 802.3 specifications. The PHY transmit section encodes and scrambles the data, creates a waveshaped output waveform, and drives either a twisted pair cable or external fiber optic transceiver. The output waveform conforms to all IEEE 802.3 specifications.

The incoming serial data from either the twisted pair cable or an external fiber optic transceiver is input into the PHY receive section. The PHY receive section equalizes the input signal to compensate for the effects of the twisted pair cable; qualifies and converts the data to internal digital levels; extracts clock and data from the serial data stream; and descrambles and decodes the data into an Ethernet packet. The Ethernet packet is then sent to the MAC receive section for that port.

The MAC receive section decomposes the packet, checks the validity of the packet against certain error criteria and address filters, and checks for MAC Control frames. The MAC then sends valid packets to the receive FIFO for that port. The receive FIFO provides temporary storage of data until it is demanded by the System Interface.

The Register Interface is a separate, bidirectional, 16-bit data bus through which configuration inputs can be written to and status outputs can be read from the internal registers and management counters. There are eight identical register banks, one per port. In addition, port 0 contains a Configuration 6 register, Product ID register, and Interrupt Status register.

Figure 2 88800 Block Diagram



Features

- Single-chip MAC with integrated 100BASE-TX/100BASE-FX/10BASE-T physical layer
- Eight independent channels in one IC
- 3.3 V power supply with 5 V tolerant I/O
- Dual speed 10/100 Mbits/s
- Full RMON, SNMP, and Ethernet management counter support per port
- 64-bit, 75 MHz system Interface to external bus (5 Gbits/s bandwidth)
- Flexible System Interface: bidirectional or separate RX and TX with 64-, 32-, or 16-bit width
- 16-bit interface to internal registers and management counters
- Independent 256-byte receive and transmit FIFOs per port with programmable watermarks
- Flow control for full- and half-duplex operation
- AutoNegotiation for 10/100 Mbits/s, full/half duplex
- Automatic cyclic redundancy check (CRC) generation and checking
- Retransmission of packet upon collision
- Automatic packet error discarding
- Programmable transmit start threshold
- Programmable backoff interval
- Interrupt capability
- On-chip wave shaping no external filters required
- Adaptive equalizer and baseline wander correction for 100BASE-TX
- Meets all applicable IEEE 802.3 specifications
- 352-pin ball grid array (BGA) package


I/O Signal Descriptions

All of the chip's I/O signals are described in this section. As shown in Figure 3, they are organized into:

- System Interface Signals
- PHY Interface Signals
- Register Interface Signals
- LED Driver Signals
- Miscellaneous Signals
- Power Supply Signals

Signals with a lowercase "n" suffixed to their name are active LOW signals. Those signals without the "n" are active HIGH signals. When signals are asserted, they go to their active state. When signals are deasserted, they go to their inactive state.

Figure 3 I/O Signals Organization



System Interface Signals

RXINTENn

Receive Interface Enable

Input

When asserted in normal mode, this input enables the System Interface for a receive operation and enables the output drivers on RXDC0–7 and RXRDY0–7. The RXDC and RXRDY outputs are 3-stated when their drivers are disabled.

When asserted in D mode, this input enables the output drivers on RXRDY0–7. The RXDC0–7 output drivers are always enabled in D mode.

This input is latched on the rising edge of SCLK in both modes.

TXINTENn Transmit Interface Enable

Input

When asserted in normal mode, this input enables the System Interface for a transmit operation and enables the output drivers on TXRET0–7 and TXRDY0–7. The TXRET and TXRDY outputs are 3-stated when their drivers are disabled.

When asserted in D mode, this input enables the output drivers on TXRDY0-7. The TXRET0-7 output drivers are always enabled in D mode.

This input is latched on the rising edge of SCLK in both modes.

RXRDENn Receive Read Enable

Input

In normal mode, this input and RXINTENn must be asserted for data in the receive FIFO to be read on RXTXDATA[63:0] for the selected port.

In D mode, only this input needs to be asserted to read the data out of the FIFO.

This input is latched on the rising edge of SCLK in both modes.

TXWRENn

Transmit Write Enable

Input

In normal mode, this input and TXINTENn must be asserted for data on RXTXDATA[63:0] to be written into the transmit FIFO for the selected port.

In D mode, only this input needs to be asserted to write data into the FIFO.

This input is latched on the rising edge of SCLK in both modes.

SCLK System Clock

Input

All System Interface inputs and outputs, including RXTXDATA[63:0], are clocked in and out of the device on the rising edges of SCLK. The frequency of SCLK must be between 25 and 75 MHz.

RXTXPS[2:0] Receive-Transmit Port Select

Input

These inputs select which one of the eight ports is accessed over the System Interface. When the device is configured for bidirectional bus operation, these inputs are used for both transmit write and receive read operations. When the device is configured for split bus operation, these inputs are used for receive read operations only. These inputs are latched on the rising edges of SCLK.

RXTXPS[2:0]	Port	RXTXPS[2:0]	Port
0b000	0	0b100	4
0b001	1	0b101	5
0b010	2	0b110	6
0b011	3	0b111	7

TXPS[2:0] Tra

Transmit Port Select

Input

These inputs select which one of the eight ports will be accessed over the System Interface. When the device is configured for bidirectional bus operation, these inputs are not used because RXTXPS[2:0] are used instead for both transmit write and receive read operations. When the device is configured for split bus operation, these inputs are used for transmit write operations only. These inputs are latched on the rising edges of SCLK.

TXPS[2:0]	Port	TXPS[2:0]	Port
0b000	0	0b100	4
0b001	1	0b101	5
0b010	2	0b110	6
0b011	3	0b111	7

RXTXBE0n-7n

Receive-Transmit Byte Enable Input/Output

These bidirectional, active-LOW signals indicate which bytes of each data word on RXTXDATA[63:0] contain valid data for the selected port. These inputs are latched on the rising edges of SCLK.

When the device is configured for bidirectional bus operation, these pins can carry either inputs or outputs. For transmit write operations, RXTXBE0n-7n are configured as inputs and select the bytes on RXTXDATA[63:0] to be loaded into the TX FIFO for the selected port. For receive read operations, RXTXBE0n-7n are configured as outputs and indicate which bytes being read out of the RX FIFO on RXTXDATA[63:0] contain valid data for the selected port.

When the device is configured for split bus operation, these pins carry either inputs or outputs. For transmit write operations, RXTXBE4n–7n are always configured as inputs and select which bytes on RXTXDATA[63:32] are loaded into the TX FIFO for the selected port. For receive read operations, RXTXBE0n–3n are always configured as outputs and indicate which bytes being read out of the RX FIFO on RXTXDATA[31:0] contain valid data for the selected port.

RXRDY0-7 Receive FIFO Ready

Output

These outputs, one per port, indicate that the RX FIFO data has either exceeded the programmable threshold value, or the end of a packet was loaded into the RX FIFO. These outputs are latched on the rising edge of SCLK and are put in a high-impedance state when RXINTENn is deasserted.

- 1 = RX FIFO data ≥ RX FIFO threshold or end of frame loaded into RX FIFO
- 0 = RXFIFO data below threshold

RXRDY0 can be configured to indicate Port 0 or the selected port by appropriately setting the watermark pin map select bit.

TXRDY0-7 Transmit FIFO Ready

Output

These outputs, one per port, indicate that the TX FIFO space exceeds the programmable threshold value. These outputs are latched on the rising edge of SCLK and are put in a high-impedance state when TXINTENn is deasserted.

1 = TX FIFO space ≥ TX FIFO threshold

0 = TXFIFO space below threshold

TXRDY0 can be configured to indicate Port 0 or the selected port by appropriately setting the watermark pin map select bit.

SPDTAVL

FIFO Space/Data Available

Output

This output, latched on the rising edge of SCLK, applies to the selected port. It is defined as:

Operation/Mode	SPDTAVL Meaning
RX FIFO Reads/ Bidirectional and Split Bus Modes	HIGH = more than one doubleword of data is in RX FIFO LOW = space not available in RX FIFO
TX FIFO Reads/ Bidirectional Bus Mode Only	HIGH = more than two doublewords of FIFO space are available LOW = space not available in TX FIFO

TXSPAVL

TX FIFO Space Available

Output

This output, latched on the rising edges of SCLK, applies to the selected port in split bus mode:

HIGH = More than two doublewords of TX FIFO space

LOW = Space not available in TX FIFO

This pin is not used in bidirectional bus mode.

RXTXEOF

Receive-Transmit End of Frame Input/Output

This bidirectional signal indicates that the current data word is the last word of the packet (end-of-frame indicator) for the selected port. This signal is latched on the rising edge of SCLK.

When the device is configured for bidirectional bus operation, this signal can be either an input or output. During transmit writes, this signal is an input and needs to be asserted when the last word of the packet is being written into the transmit FIFO on RXTXDATA[63:0].

During receive reads, this signal is an output and is asserted when the last word of a receive packet is being read out of the receive FIFO on RXTXDATA[63:0].

When the device is configured for split bus operation, this signal is always an output and is asserted during receive reads when the last word of a receive packet is being read out of the receive FIFO on RXTXDATA[63:32].

TXEOF Transmit End of Frame

Input

In split bus operation, this input signal is asserted during transmit writes to indicate that the current data word is the last word of the packet (end-of-frame indicator) for the selected port. This signal is latched on the rising edge of SCLK.

This signal is ignored when the device is configured for bidirectional bus operation because RXTXEOF contains the necessary end-of-frame information for both transmit write and receive read operations.

TXNOCRC Transmit No CRC

Input

This input, latched on the rising edge of SCLK, applies to the selected port.

- 1 = CRC is not appended.
- 0 = CRC is calculated and appended to the current transmit packet being input on the System Interface.

RXTXDATA[63:0]

Receive-Transmit Data

Input/Output

This bidirectional bus carries data read to or written from the FIFO for the selected port. The data is latched on the rising edge of SCLK.

When the device is configured for bidirectional bus operation, these lines can be either inputs or outputs. For transmit write operations, RXTXDATA[63:0] are inputs and carry data to be written to the transmit FIFO. For receive read operations, RXTXDATA[63:0] are outputs and carry data read from the receive FIFO.

When the device is configured for split bus operation, these lines are either inputs or outputs. For transmit write operations, RXTXDATA[63:32] are inputs and carry data to be written to the transmit FIFO. For receive read

operations, RXTXDATA[31:0] are outputs and carry data read from the receive FIFO.

RXABORT0-7 Receive Abort

Input

These inputs, one per port, are latched on the rising edge of SCLK.

- 1 = Abort packet, discard RX FIFO data, and block RX FIFO input until start of next packet
- 0 = No discard

RXDC0-7 Receive Discard

Output

- 1 = RX FIFO data discarded due to receive error
- 0 = No discard

These outputs, one per port, are enabled when RXINTENn is asserted and latched on the rising edge of SCLK. They are placed in a high-impedance state when RXINTENn is deasserted. RXDC0–7 are latched HIGH until cleared with the CLRRXERR signal. As long as RXDC0–7 are latched HIGH, no new packets are loaded into the receive FIFO. Setting the discard pin map select bit (DISMAP) to the appropriate state configures the RXDC[0] pin to indicate Port 0 or the selected port.

In D mode, the output drivers on RXDC0-7 are always enabled

TXRET0-7 Transmit Retry

Output

- 1 = TX FIFO data discarded due to transmit error
- 0 = No discard

These outputs, one per port, are enabled when TXINTENn is asserted and latched on the rising edge of SCLK. They are placed in a high-impedance state when TXINTENn is deasserted. TXRET0–7 are latched HIGH until cleared with the CLRTXERR signal. As long as TXRET0–7 are latched HIGH, no new packets can be transmitted out of the transmit FIFO. TXRET0 can be configured to indicate Port 0 or the selected port by appropriately setting the discard pin map select bit.

In D mode, the output drivers on TXRET0-7 are always enabled.

CLRRXERR Clear Receive Error

Input

This input is latched on the rising edge of SCLK.

- 1 = RXDC0-7 lines are cleared for the selected port.
- 0 = Not cleared.

CLRTXERR Clear Transmit Error

Input

This input is latched on the rising edge of SCLK.

- 1 = TXRET0-7 lines are cleared for the selected port.
- 0 = Not cleared

FCNTRL0-7 Flow Control

Input

These inputs, one per port, are latched on the rising edge of SCLK.

In Half-Duplex mode:

- 1 = JAM packet transmitted when receive data detected
- 0 = Normal operation

In Full-Duplex mode:

- 1 = MAC control pause frames transmitted when receive data detected.
- 0 = Normal operation

PHY Interface Signals

TPO+/FXI-0-7

Twisted Pair Transmit, Positive FX Receive, Negative

Output/Input

The SD/FXDIS0n–7n signals control the operation of the TPO+/FXI–0–7 pins. The TPO+/FXI–0–7 pins function as twisted-pair outputs or fiber optic inputs, based on the states of the corresponding SD/FXDIS0n–7n signals. For more details, see the SD/FXDIS0n–7n signal description on page 14.

TPO-/FXI+0-7

Twisted Pair Transmit, Negative

FX Receive, Positive

Output/Input

The SD/FXDISn0–7 signals control the operation of the TPO–/FXI+0–7 pins. The TPO–/FXI+0–7 pins function as twisted-pair outputs or fiber-optic inputs, based on the states of the corresponding SD/FXDIS0n–7n signals. For more details, see the SD/FXDIS0n–7n signal description on page 14.

TPI+/FXO+0-7

Twisted Pair Receive, Positive

FX Transmit, Positive

Input/Output

The SD/FXDIS0n–7n signals control the operation of the TPI+/FXO+0–7 pins. The TPI+/FXO+0–7 pins function as twisted-pair (TP) inputs or fiber-optic outputs, based on the states of the corresponding SD/FXDIS0n–7n signals. For more details, see the SD/FXDIS0n–7n signal description on page 14.

TPI-/FXO-0-7 Twisted Pair Receive, Negative

FX Transmit, Negative

Input/Output

The SD/FXDIS0n–7n signals control the operation of the TPI–/FXO–0–7 pins. The TPI–/FXO–[7:0] pins function as twisted-pair inputs or fiber optic outputs, based on the states of the corresponding SD/FXDIS0n–7n signals. For more details, see the SD/FXDIS0n–7n FX signal description on page 14.

SD/FXDIS0n-7n

FX Signal Detect/FX Interface Disable

Input

When these pins are not tied to ground, the FX interface for the corresponding port is enabled and the pins carry signal detect emitter-coupled logic (ECL) inputs. The trip point for the ECL inputs is determined by the voltage on SD THR.

When these pins are tied to ground, the FX interface is disabled and the TP interface is enabled.

SD THR

Signal Detect Input Threshold Level Set Input

The voltage on this pin determines the ECL threshold level (trip point) for the SD input signals so that the device can directly interface to both 3.3 V and 5 V fiber optic transceivers. Typically, this pin is either tied to ground (for 3.3 V) or to an external voltage divider (for 5 V).

RFXT

Transmit Current Set

Input

An external resistor connected between this pin and ground sets the output current for the TP and FX transmit outputs.

Register Interface Signals

ENREGIOn Enable Register I/O Operation

Input

This input must be asserted to enable reading and writing of data on the Register Interface input and output signals. This input is clocked in on the falling edge of WRn or RDn.

WRn Write Strobe

Input

This input is a write enable signal that must be asserted for data to be written into the addressed register for a given port.

RDn Read Strobe

Input

This input is a read enable signal that must be asserted for data to be read from the addressed register for a given port. This input must remain asserted until data is placed on CDST[15:0] or until the READY output is asserted.

REGPS[2:0] Register Port Select

Input

These inputs determine which ports' registers are being accessed over the Register Interface. These inputs are clocked on the falling edge of WRn or RDn.

REGPS[2:0]	Port	REGPS[2:0]	Port
0b000	0	0b100	4
0b001	1	0b101	5
0b010	2	0b110	6
0b011	3	0b111	7

A[7:0] Register Select Address

Input

These inputs provide the address for the specific internal register to be accessed for a selected port. These inputs are clocked on the falling edge of WRn or RDn.

BUSSIZE

Register Interface Bus Size Select

Input

This bit selects the width of the register interface bus as follows:

- 1 = Register Interface bus is 16 bits wide on CDST[15:0].
- 0 = Register Interface bus is 8 bits wide on CDST[7:0].

CDST[15:0] Register Data

This bidirectional bus is the 16-bit data path to and from the internal registers for a selected port. Data is read/written from/to the internal registers on the falling edge of WRn or RDn. These lines are high impedance until their output drivers are enabled by asserting RDn and ENREGIOn.

READY Register Ready Indication

Output

Input/Output

This output is asserted to indicate that data being read out on CDST[15:0] is valid. READY is asserted only after RDn has been asserted and stays asserted until after RDn is deasserted.

INTn Interrupt Output

O.D. with Pull-Up

This open drain output with resistor pullup is asserted when there is an interrupt on any port.

LED Driver Signals

LED3n0-7 LED 3

Output

These output signals, one per port, can be programmed through an internal register to indicate any one of 16 events. The default value for these outputs is Link Detect. These signals can drive an LED tied to VDD or ground.

When programmed as Link Detect output (default):

- 1 = No detect
- 0 = Link detected

LED2n0-7 LED 2

Output

These output signals, one per port, can be programmed though an internal register to indicate any one of 16 events. The default value for these outputs is Activity. These signals can drive an LED tied to VDD or ground.

When programmed as Activity output (default):

- 1 = No activity
- 0 = Transmit or receive packet occurred (held LOW for 100 ms)

LED1n0-7 LED 1

Output

These output signals, one per port, can be programmed though an internal register to indicate any one of 16 events. The default value for these outputs is Full-Half-duplex Detect. These signals can drive an LED tied to VDD or ground.

When programmed as Full-Half-duplex Detect output (default):

1 = Half duplex

0 = Full duplex

LED0n0-7 LED 0

Output

These output signals, one per port, can be programmed though an internal register to indicate any one of 16 events. The default value for these outputs is 10/100 Speed Detect. These signals can drive an LED tied to VDD or ground.

When programmed as 10/100 Speed Detect output (default):

1 = 10 Mbits/s

0 = 100 Mbits/s

Miscellaneous Signals

RESETn Reset

Input

1 = Normal

Device reset (FIFOs cleared, counters cleared, register bits set to defaults)

TAP 3-State All Output Pins

Input

This pin is used for testing purposes only.

1 = All output and bidirectional pins placed in high impedance state

0 = Normal operation

D MODE D Mode Enable

Input

 $1 = D \mod e$

0 = Normal mode

TEST Test Mode Enable Input

This pin, reserved for factory use, must be tied LOW for

proper device operation.

PHYCLK PHY Clock Input

This input is used to generate internal clocks for the PHY section. There must be a 25 MHz clock signal applied to

this pin.

Power Supply Signals

VDD Positive Supply Input

+3.3 V (+ 5%) Volts

GND Ground -

0 Volts

Specifications

The specifications included are the Absolute Maximum Ratings, DC Characteristics, Pin Layout and Signal Assignments, and the Package Drawing. Refer to the technical manual for AC timing.

Absolute Maximum Ratings

Absolute maximum ratings are limits which, if exceeded, may cause permanent damage to the device or affect device reliability. All voltages listed in Table 1 are with respect to GND unless otherwise specified.

Table 1 Absolute Maximum Ratings

Parameter	Rating
VDD Supply Voltage	-0.3 V to +4.0 V
All Inputs	-0.3 V to +5.5 V
All Outputs	+0.3 V to +5.5 V
Input Latchup Current	±100 mA
Package Power Dissipation	7.5 Watt @ 70 °C
Storage Temperature	−65 to +150 °C
Temperature Under Bias	−10 to +80 °C
Lead Temperature (Soldering, 10 s)	260 °C
Body Temperature (Soldering, 10 s)	220 °C

DC Characteristics

The DC characteristics of the chip are listed in Table 2. Unless otherwise noted, all test conditions are as follows:

 $T_A = 0 \text{ to } +70 \,^{\circ}\text{C}$

 $V_{DD} = + 3.3 \text{ V} \pm 5\%$

SCLK = 75 MHz + 0.01% REXT = 10 k Ω + 1%, No Load

88800 Octal 10/100 Mbits/s Ethernet MAC + PHY Chip

Table 2 DC Characteristics

			Limit			
Symbol	Parameter	Min	Тур	Max	Unit	Conditions
V _{IL}	Input Low Voltage			0.8	V	All inputs except SCLK
				0.6	V	SCLK
V _{IH}	Input High Voltage	2.0			V	All inputs except SCLK
		2.4			V	SCLK
I _{IL}	Input Low Current			1	μΑ	V _{IN} = GND
I _{IH}	Input High Current			1	μΑ	V _{IN} = V _{DD,} all signals except INTn
		12		50	μΑ	INTn
I _{OZ}	Output Hi-Z Current			10	μА	V _{OUT} = GND - V _{DD} , output in high-impedance state
V _{OL}	Output Low Voltage			0.4	V	I _{OL} = -2 mA All except RXTXDATA[63:0], RXTXEOF, TXRDY0-7, RXRDY0-7, TXRET0-7, RXDC0-7, LEDn[3:0]0-7
				0.4	V	I _{OL} = -8 mA RXRXDATA[63:0], RXTXEOF, TXRDY0-7, RXRDY0-7, TXRET0-7, RXDC0-7
				0.4	V	$I_{OL} = -20 \text{ mA LEDn}[3:0]0-7$
V _{OH}	Output High Voltage	2.4			V	I _{OL} = 2 mA All except RXRXDATA[63:0], RXTXEOF, TXRDY0-7, RXRDY0-7, TXRET0-7, RXDC0-7, LEDn[3:0]0-7
		2.4			V	I _{OL} = 8 mA RXRXDATA[63:0], RXTXEOF, TXRDY0-7, RXRDY0-7, TXRET0-7, RXDC0-7
		2.4			V	I _{OL} = 20 mA LEDn[3:0]0-7

Table 2 DC Characteristics (Cont.)

		Limit				
Symbol	Parameter	Min	Тур	Max	Unit	Conditions
C _{IN}	Input Capacitance		5		pF	
C _{IO}	I/O Capacitance		5		pF	
I _{VDD}	V _{DD} Supply Current			1300	mA	Transmitting 100%, 100 Mbits/s
				1300	mA	Transmitting 100%, 10 Mbits/s
I _{GND}	GND Supply Current			1800	mA	Transmitting 100%, 100 Mbits/s ¹
				1800	mA	Transmitting 100%, 10 Mbits/s ¹

^{1.} I_{GND} includes current flowing into GND from the external resistors and transformer on TPO+/-.

Pin Layout and Signal Assignments

Figure 4 shows the ball grid layout and signal assignments for the 88800 package.

Figure 4 88800 352-Pin BGA Special Assignments

A1 A2 A3 A4 A5 A6 A7 TPO-/ TPO-/ TPO-/ TPO-/ TPO-/ B1 B2 B3 B4 B5 B6 B7 TPI-/ TPO-/ TPO-/ TPO-/ TPI-/ TPO-/ TPI-/ TPO-/ TPI-/ TPI-/ TPI-/ TPO-/ TPI-/	A8 A9 A10 A11 A12 A13
GND GND FXO7 FXI+_7 FXI+_6 FXO6	TPI-/ TPO-/ TPO-/ TPI-/
TPI+/ TPO+/ TPO+/ TPI+/	REXT FXO5 FXI+_5 FXI+_4 FXO4 GND
	B8 B9 B10 B11 B12 B13
	TPI+/ TPO+/ TPO+/ TPI+/
GND VDD GND FXO+_7 FXI7 FXI6 FXO+_6 C1 C2 C3 C4 C5 C6 C7	GND FXO+_5 FXI5 FXI4 FXO+_4 VDD C8 C9 C10 C11 C12 C13
SD/ SD/	SD/ SD/ SD/ SD/
FCNTRL_6 GND VDD FXDISn_7 GND VDD FXDISn_6	
D1 D2 D3 D4 D5 D6 D7	D8 D9 D10 D11 D12 D13
LED3_4n FCNTRL_7 FCNTRL_4 VDD VDD GND GND	VDD GND VDD VDD GND VDD
E1 E2 E3 E4	
LED3 5n LED2 4n TESTO FCNTRL 5	
F1 F2 F3 F4	
LED3_6n LED2_5n LED1_4n TEST1	
G1 G2 G3 G4	
LED1_6n LED2_6n LED1_5n LED0_4n	
H1 H2 H3 H4	
LED1_7n LED0_6n VDD LED0_5n	
J1 J2 J3 J4	
RXRDY 6 LED0 7n LED3 7n VDD	
RXRDY_6	
100 104	
TXRDY_7 RXRDY_5 RXRDY_7 LED2_7n	
L1 L2 L3 L4	
TXRDY_5 TXRDY_6 RXRDY_4 VDD	
M1 M2 M3 M4	
RXABORT_6 7 TXRDY_4 VDD	
N1 N2 N3 N4	
RXABORT_	
GND RXDC_7 RXABORT_4 5	
P1 P2 P3 P4	
OND DVDO O VDD DVDO 5	
GND RXDC_6 VDD RXDC_5 R1 R2 R3 R4	
K1 K2 K3 K4	
RXDC_4 TXRET_7 TXRET_6 TXRET_4	
T1 T2 T3 T4	
TXRET_5 RXTXBE3n RXTXBE1n RXTXBE7n	
U1 U2 U3 U4	
RXTXBE2n RXTXBE0n RXTXBE6n RXINTENn	
V1 V2 V3 V4	
VDD RXTXBE5n TXINTENn VDD	
W1 W2 W3 W4	
RXTXBE4n RXRDENn VDD RXTXPS1	
Y1 Y2 Y3 Y4	
TXWRENn SCLK RXTXPS0 TXPS0	
TXWRENn SCLK RXTXPS0 TXPS0 AA1 AA2 AA3 AA4	
TXWRENn SCLK RXTXPS0 TXPS0 AA1 AA2 AA3 AA4 RXTXPS2 TXPS2 SPDTAVL TXEOF	
TXWRENn SCLK RXTXPS0 TXPS0 AA1 AA2 AA3 AA4	
TXWRENN SCLK RXTXPS0 TXPS0 AA1 AA2 AA3 AA4 RXTXPS2 TXPS2 SPDTAVL TXEOF AB1 AB2 AB3 AB4	
TXWRENn	AC8 AC9 AC10 AC11 AC12 AC13
TXWRENn	A RXTXDATA RXTXDATA RXTXDATA RXTXDATA RXTSDATA
TXWRENn	A RXTXDATA RXTXDATA RXTXDATA RXTXDATA RXTSDATA 61 1
TXWRENn	A RXTXDATA
TXWRENn	A RXTXDATA
TXWRENn	A RXTXDATA
TXWRENn	A RXTXDATA 45 VDD 82 AD10 AD10 AD11 AD12 AD13 RXTXDATA 45 AD9 AD10 AD14 ARXTXDATA 48 51 54 58 AE9 AE10 AE11 AE12 AE13 AE13 AE13 AE13 AE13 AE13 AE13 AE13
TXWRENN	A RXTXDATA
TXWRENN	A RXTXDATA 45 VDD 52 56 61 1 1 AD12 AD13 RXTXDATA 45 VDD 52 56 61 1 1 AD12 AD13 RXTXDATA 48 51 54 58 AE9 ARXTXDATA 48 AE9 ARXTXDATA ARXTXDATA 50 53 57 AF10 AF11 AF12 AF13 AF13 AF13 AF13 AF13 AF13 AF13 AF13
TXWRENN	A RXTXDATA 45 VDD 52 56 61 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
TXWRENn	A RXTXDATA 45 VDD 52 56 61 1 1 AD12 AD13 RXTXDATA 45 VDD 52 56 61 1 1 AD12 AD13 RXTXDATA 48 51 54 58 AE9 ARXTXDATA 48 AE9 ARXTXDATA ARXTXDATA 50 53 57 AF10 AF11 AF12 AF13 AF13 AF13 AF13 AF13 AF13 AF13 AF13


Figure 4 88800 352-Pin BGA Package Drawing (Cont.)


A15	GND B26 GND C26 FCNTRL_1 D26 LED3_3n E26 LED3_2n F26 LED3_1n G26 LED1_1n H26 LED1_0n J26
TPI+/	GND C26 FCNTRL_1 D26 LED3_3n E26 LED3_2n F26 LED3_1n G26 LED1_1n H26 LED1_0n J26
VDD	C26 FCNTRL_1 D26 LED3_3n E26 LED3_2n F26 LED3_1n G26 LED1_1n H26 LED1_0n J26
SD/	FCNTRL_1 D26 LED3_3n E26 LED3_2n F26 LED3_1n G26 LED1_1n H26 LED1_0n J26
GND FXDISn_3 VDD GND FXDISn_2 VDD FXDISn_1 VDD GND FXDISn_0 VDD GND D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24 D25 VDD GND VDD VDD GND VDD GND VDD GND VDD FCNTRL_3 FCNTRL_0 E23 E24 E25 FCNTRL_2 RESETN LED2_3n F23 F24 F26 TAP LED1_3n LED2_2n G23 G24 G25 LED0_3n LED1_2n LED2_1n H23 H24 H25 LED0_2n VDD LED3_0n LED0_1n LE	D26 LED3_3n E26 LED3_2n F26 LED3_1n G26 LED1_1n H26 LED1_0n J26
VDD GND VDD GND VDD GND VDD FCNTRL_3 FCNTRL_0 E23 E24 E25 FCNTRL_2 RESETN LED2_3n F23 F24 F25 TAP LED1_3n LED2_2n G23 G24 G25 LED0_3n LED1_2n LED2_1n H23 H24 H25 LED0_2n VDD LED0_1n J23 J24 J25 LED2_0n PHYCLK A6 L23 L24 L28 VDD A5 A3	LED3_3n E26 LED3_2n F26 LED3_1n G26 LED1_1n H26 LED1_0n J26
E23 E24 E25 FCNTRL_2 RESETN LED2_3n F23 F24 F25 TAP LED1_3N LED2_2n G23 G24 G25 LED0_3N LED1_2N LED2_1n H23 H24 H26 LED0_2n VDD LED0_1n J23 J24 J25 VDD LED3_0N LED0_0n R23 K24 K25 LED2_0n PHYCLK A6 L23 L24 L28 VDD A5 A3	E26 LED3_2n F26 LED3_1n G26 LED1_1n H26 LED1_0n J26
FCNTRL_2 RESETN LED2_3n F23 F24 F25 TAP LED1_3n LED2_2n G23 G24 G25 LED0_3n LED1_2n LED2_1n H23 H24 H25 LED0_2n VDD LED0_1n J23 J24 J25 VDD LED3_0n LED0_0n K23 K24 K25 LED2_0n PHYCLK A6 L23 L24 L25 VDD A5 A3	LED3_2n F26 LED3_1n G26 LED1_1n H26 LED1_0n J26
F23 F24 F25 TAP LED1_3n LED2_2n G23 G24 G25 LED0_3n LED1_2n LED2_1n H23 H24 H25 LED0_2n VDD LED0_1n J23 J24 J25 VDD LED3_on LED0_on K23 K24 K25 LED2_0n PHYCLK A6 L23 L24 L28 VDD A5 A3	F26 LED3_1n G26 LED1_1n H26 LED1_0n J26
F23	F26 LED3_1n G26 LED1_1n H26 LED1_0n J26
G23 G24 G25 LED0_3n LED1_2n LED2_1n H23 H24 H25 LED0_2n VDD LED0_1n J23 J24 J25 VDD LED3_0n LED0_0n K23 K24 K25 LED2_0n PHYCLK A6 L23 L24 L25 VDD A5 A3	G26 LED1_1n H26 LED1_0n J26
G23 G24 G25 LED0_3n LED1_2n LED2_1n H23 H24 H25 LED0_2n VDD LED0_1n J23 J24 J25 VDD LED3_0n LED0_0n K23 K24 K25 LED2_0n PHYCLK A6 L23 L24 L25 VDD A5 A3	G26 LED1_1n H26 LED1_0n J26
H23 H24 H26 LED0_2n VDD LED0_1n J23 J24 J25 VDD LED3_0n LED0_0n K23 K24 K25 LED2_0n PHYCLK A6 L23 L24 L25 VDD A5 A3	H26 LED1_0n J26
H23 H24 H26 LED0_2n VDD LED0_1n J23 J24 J25 VDD LED3_0n LED0_0n K23 K24 K25 LED2_0n PHYCLK A6 L23 L24 L25 VDD A5 A3	H26 LED1_0n J26
J23	J26
J23	J26
K23 K24 K25 LED2_0n PHYCLK A6 L23 L24 L25 VDD A5 A3	4.7
K23 K24 K25 LED2_0n PHYCLK A6 L23 L24 L25 VDD A5 A3	
LED2_0n PHYCLK A6 L23 L24 L25 VDD A5 A3	A7 K26
L23 L24 L25 VDD A5 A3	
VDD A5 A3	A4
	A1 M26
A2 A0 CDST0 N23 N24 N25	VDD N26
CDST1	GND P26
P23 P24 P20	P26
CDST6 CDST5 CDST4	GND
R23 R24 R25	R26
VDD CDST9 CDST8	CDST7
T23 T24 T25	T26
CDST15 CDST13 CDST11	CDST10
U23 U24 U25	U26
WRn INTn CDST14	CDST12
V23 V24 V25	V26
VDD RDn ENREGIO	READY
W23 W24 W25	W26
RXRDY_2 REGPS1 BUSSIZE	VDD
Y23 Y24 Y25	Y26
TXRDY_3 RXRDY_1 REGPS0	REGPS2
AA23	AA26
RXABORT_3 TXRDY_2 VDD	RXRDY_3
AB23 AB24 AB25	AB26
RXDC_3 RXABORT_2 TXRDY_1	RXRDY_0
AC14 AC15 AC16 AC17 AC18 AC19 AC20 AC21 AC22 AC23 AC24 AC25	AC26
RXTXDATA RXT	TXRDY_0
AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25	AD26
RXTXDATA RXT	RXABORT_0
AE14 AE15 AE16 AE17 AE18 AE19 AE20 AE21 AE22 AE23 AE24 AE25	AE26
RXTXDATA	GND
AF14 AF15 AF16 AF17 AF18 AF19 AF20 AF21 AF22 AF23 AF24 AF25	GIND
	AF26
RXTXDATA RXT	AF26 GND

Packaging

Figure 5 is a drawing of the package used for the 88800.

Figure 5 88800 Package Drawing





REV. _ 0.20 MIN SHEET 3 OF 3 $\langle \cdot \rangle$ 71868 OPTIONAL EDGE (ROUTED) B-B SECTION VIEW NONE SCALE SIZE DIMENSION TABLE AF. BALL PITCH PACKAGE BODY 1 PROFILE SOLDER BALL
PLACEMENT
V-SCORE
WED THICKNESS
V-SCORE
BOTTOM SIZE ENCAP FLATNESS OVER DIE COPLANARITY NOTE 35.0mm PACKAGE 0.175 34.90 31.85 31.85 0.20 0.25 0.20 0.20 0.90 MAX. 1.70 0.70 1.00 26×26 0.125 31.75 31.75 0.635 NOM. 0.60 0.91 35.00 35.00 0.75 1.27 THE DRAWINGS AND INCREMATION CONTINUED THE REPORT OF AMOGGAMM.
THE INFORMATION DRAWINGS AND DESIGN CONCEPTS CONTINUED THERE AND THE CONTINUED AND DESIGN CONCEPTS CONTINUED THERE AND INTERCONTINUED THE CONTINUED THE PRESIDENCE OF THE CONTINUED THE EXPRESS WHEN THE PERMISSION OF AMOGGAMM. STANDARD BODY 35.0mm X 0.050 34.20 0.50 0.80 31.65 31.65 88800 Package Drawing (cont.) Ζ̈́ 0.60 0.50 M1/6 SYMBOL Ε1 Z Σ ۲ A2 \Box qqq CCC ppp aaa \Box Ш Δ σ Φ S > ⋖ \vdash Figure 5 6 ш ۵ ပ m 4

Sales Offices and Design Resource Centers

LSI Logic Corporation Corporate Headquarters Tel: 408.433.8000

Fax: 408.433.8989

NORTH AMERICA

California

Irvine

♦ Tel: 949.809.4600 Fax: 949.809.4444

> Pleasanton Design Center Tel: 925 730 8800 Fax: 925.730.8700

San Diego Tel: 858.467.6981 Fax: 858.496.0548

Silicon Valley ♦ Tel: 408.433.8000 Fax: 408.954.3353

> Wireless Design Center Tel: 858.350.5560 Fax: 858.350.0171

Colorado

Boulder

♦ Tel: 303.447.3800 Fax: 303.541.0641

> Colorado Springs Tel: 719.533.7000 Fax: 719.533.7020

> Fort Collins Tel: 970.223.5100 Fax: 970.206.5549

Florida

Boca Raton Tel: 561.989.3236 Fax: 561.989.3237

Georgia

Alpharetta Tel: 770.753.6146 Fax: 770.753.6147

Illinois

Oakbrook Terrace Tel: 630.954.2234 Fax: 630.954.2235

Kentucky **Bowling Green**

Tel: 270.793.0010 Fax: 270.793.0040

Maryland Bethesda

Tel: 301.897.5800 Fax: 301 897 8389

Massachusetts

Waltham

Tel: 781.890.0180 Fax: 781.890.6158

> **Burlington - Mint Technology** Tel: 781.685.3800 Fax: 781.685.3801

Minnesota

Minneapolis

♦ Tel: 612.921.8300 Fax: 612.921.8399

New Jersey

Red Bank Tel: 732.933.2656 Fax: 732.933.2643

Cherry Hill - Mint Technology

Tel: 856.489.5530 Fax: 856.489.5531

New York

Fairport Tel: 716.218.0020 Fax: 716.218.9010

North Carolina

Raleigh Tel: 919.785.4520 Fax: 919.783.8909

Oregon Beaverton

Tel: 503.645.0589 Fax: 503.645.6612

Texas Austin

Tel: 512.388.7294 Fax: 512.388.4171

Plano

♦ Tel: 972.244.5000 Fax: 972.244.5001

Houston

Tel: 281.379.7800 Fax: 281.379.7818

Canada Ontario

Ottawa Tel: 613.592.1263

Fax: 613.592.3253

INTERNATIONAL

France

Paris LSI Logic S.A.

Immeuble Europa ◆ Tel: 33.1.34.63.13.13 Fax: 33.1.34.63.13.19

Germany

Munich LSI Logic GmbH

◆ Tel: 49.89.4.58.33.0 Fax: 49.89.4.58.33.108

Stuttgart

♦ Tel: 49.711.13.96.90 Fax: 49.711.86.61.428

Italy Milan

LSI Logic S.P.A.

Tel: 39.039.687371 Fax: 39.039.6057867

Japan Tokyo

LSI Logic K.K.

♦ Tel: 81.3.5463.7821 Fax: 81.3.5463.7820

Osaka

◆ Tel: 81.6.947.5281 Fax: 81.6.947.5287

Korea Seoul

LSI Logic Corporation of Korea Ltd

Tel: 82.2.528.3400 Fax: 82.2.528.2250

The Netherlands

Eindhoven

LSI Logic Europe Ltd Tel: 31.40.265.3580 Fax: 31.40.296.2109

Singapore

Singapore LSI Logic Pte Ltd

Tel: 65.334.9061 Fax: 65.334.4749

Sweden

Stockholm LSI Logic AB

♦ Tel: 46.8.444.15.00

Fax: 46.8.750.66.47

Taiwan

Taipei LSI Logic Asia, Inc. Taiwan Branch

Tel: 886.2.2718.7828 Fax: 886.2.2718.8869

United Kingdom Bracknell

LSI Logic Europe Ltd Tel: 44.1344.426544

Fax: 44.1344.481039

Sales Offices with Design Resource Centers

To receive product literature, visit us at http://www.lsilogic.com

ISO 9000 Certified



WPD Printed in USA Order No. R15008 Doc. No. DB08-000148-00

The LSI Logic logo design is a registered trademark of LSI Logic Corporation. All other brand and product names may be trademarks of their respective companies.

LSI Logic Corporation reserves the right to make changes to any products and services herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase, lease, or use of a product or service from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or of third parties.